SDRAM defined our arrival into the modern era of Synchronous DRAM, and to this day, it just will not quit. So we teamed the ‘never say die’ attitude of SDRAM together with Intelligent Memory's mission to go Beyond Limits. The result is our new series of 256Mb and 512Mb SDR devices in both FBGA and TSOP packages, commercial or industrial temperature grades.
If you look for a Module specified beyond our off the shelf products please contact us.
Please try to use our cross-reference search or send us an email. We will let you know if our products are compatible.
The Industrial temperature grade is readily available for every product. These parts get extensively tested to achieve not only the temperature range, but also a high reliability. Higher temperature ranges like 105°C or automotive graded products will be handled upon request. Manufacturing these special temperature and quality grades is generally possible, but requires a requalification, extended testing and comes with a yield-loss in production. We can at any time start this process for customers with such a specific demand. Please contact us.
The typical effects seen at higher temperature operation of DRAMs are that the number of 'retention-fails' increases, resulting in single bit errors. We have a very special product line called ECC DRAM which was developed for the companies who have very high concern on reliability or high temperature operations. Our ECC DRAM product line contains an error correction logic which automatically corrects such errors before outputting the data. All ECC DRAMs are factory-tested at the specified temperature-range with the error-correction logic turned OFF to make sure that all memory-cells are running perfectly well. Higher temperatures can result in single bit errors in the DRAM, but as per 1 Gigabit of ECC DRAM there are 16 Million single-bit-correctable data-blocks, the ECC DRAMs will continue outputting correct data even at much higher operating temperatures than specified in the datasheet.
This refers to the number of chip-select and control-lines of the device. The majority of standard DRAMs use only one set of control lines, they have just one chip-select line. To achieve higher memory capacities, the JEDEC standard specification allows to put multiple memory 'dies' into one package, while each die has a separate set of control lines. For example a DDR3 component with a capacity of 8 Gigabit and "2CS" has two separate sets of control lines, so each 4 Gigabit can be separately activated and accessed. For these additional control lines - chip select, clock enable, ODT, ZQ - there are extra pin-contacts used, which are normally 'NC - not connected' on standard devices with single chip select.
But Intelligent Memory also offers such 8 Gigabit DDR3 devices with just one set of control lines, single chip-select. These do not show "2CS" under Organization, use no additional pins and fit onto most applications without having to change the layout.
As a matter of fact, DRAMs are not perfect, they will have single-bit errors from time to time which can cause malfunctions, data corruption or system crashes. Please check out our ECC DRAM product line. These products are automatically verifiying and correcting the DRAM data output by an integrated error correction logic, very similar to what is used on High End Servers. Please also read the ECC DRAM FAQs.
* C = Commercial Temp, I = Industrial Temp, H = High Temperature, X = Extreme Temperature
NRND** = Not Recommended for New Designs. We are planning to release a new die-version. Please contact us to discuss replacements.
CS* = Customer Samples