

ECC DRAM

IME1G(08/16)D2DEB 1Gbit DDR2 SDRAM with integrated ECC error correction 8 BANKS X 16Mbit X 8 (08) 8 BANKS X 8Mbit X 16 (16)

Ordering Speed Code	3	25	18
	DDR2-667	DDR2-800	DDR2-1066
Clock Cycle Time (tCK3)	5ns	5ns	5ns
Clock Cycle Time (tCK4)	3.75ns	3.75ns	3.75ns
Clock Cycle Time (tCK5)	3ns	2.5ns	3ns
Clock Cycle Time (tCK6)	-	2.5ns	2.5ns
Clock Cycle Time (tCK7)	-	-	1.875ns
System Frequency (fCK max)	333MHz	400MHz	533MHz

Features

- High speed data transfer rates with system frequency up to 533 MHz
- 8 internal banks for concurrent operation
- 4-bit prefetch architecture
- Programmable CAS Latency: 3, 4, 5, 6 and 7
- Programmable Additive Latency:0, 1, 2, 3, 4, 5 and 6
- Write Latency = Read Latency -1
- Programmable Wrap Sequence: Sequential or Interleave
- Programmable Burst Length: 4 and 8
- Automatic and Controlled Precharge Command
- Power Down Mode
- Auto Refresh and Self Refresh
- ODT (On-Die Termination)
- Weak Strength Data-Output Driver Option
- Bidirectional differential Data Strobe (Single-ended data-strobe is an optional feature)
- On-Chip DLL aligns DQ and DQs transitions with CK transitions
- DQS can be disabled for single-ended data strobe
- Read Data Strobe (RDQS) supported (x8 only)
- Differential clock inputs CK and CK
- JEDEC Power Supply 1.8V ± 0.1V
- VDDQ =1.8V ± 0.1V
- Available in 60-ball FBGA for x8 component or 84-ball FBGA for x16 component
- RoHS compliant
- PASR Partial Array Self Refresh
- tRAS lockout supported
- Refresh cycles :
 - Average refresh period

Industrial: 7.8 µs at -40°C ≤ Tc ≤ +95°C

High Temperature: 7.8 μ s at -40°C \leq Tc \leq +105°C

X-Temp of Extreme Temperature:

7.8 μ s at -40°C \leq Tc \leq +125°C

Y-Temp of Extreme Temperature:

7.8 μ s at -40°C ≤ Tc ≤ +105°C

 $3.9 \, \mu s$ at $Tc > +105 \, ^{\circ}C$

- * Min/Max temperature value depends on the temperature range of the specific device
- Operating temperature range
 - Industrial Tc = -40°C to +95°C
 - High Temperature Tc = -40°C to +105°C
 - X-Temp and Y-Temp of Extreme Temperature

 $Tc = -40^{\circ}C$ to $+125^{\circ}C$

*Tc and Ta must not exceed the maximum operating temperature

Option	Marking
- Configuration	•
 128Mx8 (8 Bank x16Mbit x8) 	1G08
 64Mx16 (8 Bank x8Mbit x16) 	1G16
- Package	
 60-ball FBGA (8mm x 10mm) for x8 	В
 84-ball FBGA (8mm x 12.5mm) for x16 	В
- Leaded/Lead-free	
 Leaded 	<blank></blank>
 Lead-free/RoHS 	G
- Speed/Cycle Time	
 1.875ns @ CL7 (DDR2-1066) 	-18
 2.5ns @ CL5 (DDR2-800) 	-25
• 3ns @ CL5 (DDR2-667)	-3
- Temperature	
 Industrial -40°C to 95°C Tc 	1
 High -40°C to 105°C Tc 	Н
 Extreme -40°C to 125°C Tc 	X, Y
- Automotive Grade	
 Non-Automotive 	<blank></blank>
 Automotive AEC-Q100 	Α

* Possible combinations: IA = AEC-Q100 Grade 3, HA = AEC-Q100 Grade 2, XA/YA = AEC-Q100 Grade 1

Example Part Number: IME1G08D2DEBG-25XA

Description

The IME1G(08/16)D2DEB is a eight bank DDR DRAM organized as 8 banks \times 16Mbit \times 8, or 8 banks \times 8Mbit \times 16. The IME1G(08/16)D2DEB achieves high speed data transfer rates by employing a chip architecture that prefetches multiple bits and then synchronizes the output data to a system clock.

The chip is designed to comply with the following key DDR2 SDRAM features:(1) posted CAS with additive latency, (2) write latency = read latency-1, (3) On Die Termination.

All of the control, address, circuits are synchronized with the positive edge of an externally supplied clock. I/Os are synchronized with a pair of bidirectional strobes (DQS, $\overline{\text{DQS}}$) in a source synchronous fashion.

Operating the eight memory banks in an interleaved fashion allows random access operation to occur at a higher rate than is possible with standard DRAMs. A sequential and gapless data rate is possible depending on burst length, $\overline{\text{CAS}}$ latency and speed grade of the device.

Datasheet version 3.1 IME1G(08/16)D2DEB







Special Features(ECC - Functionality)

- Embedded error correction code (ECC) functionality corrects single bit errors within each 64 bit memory-word.
- The error correction is performed automatically inside the ECC DRAM device.
- Parity data is generated by an internal ECC logic and then stored in additional, dedicated memory space
- Fully compatible to JEDEC standard DRAM operation and timings
- JEDEC compliant FBGA package (drop in replacement)

ECC - Functionality / Challenges and Achievements

During the production test, the ECC DRAMs are verified to pass extensive burn-in, core-function and speed tests throughout the complete memory array, including the memory-space for the parity-data. Only when every single memory cell has passed these tests, the ECC function is switched on by hardware and the products get shipped. With the ECC function activated, customers will have unparalleled functionality and quality.

Embedded ECC functionality

Intelligent Memory ECC DRAMs are JEDEC compliant components with integrated error-correction. The internal logic automatically detects and corrects single-bit-errors "on the fly" without any delays or additional latencies compared to conventional DRAM components. ECC DRAMs have additional memory-space to store the ECC-check-bits. Internally, the ECC DRAM works with a 72 bit wide buffer. When writing to the DRAM, an additional 8 ECC check-bits are being generated per each 64 bit data-word. Upon a Read-command, the whole 64+8 bit word is transferred to the buffer and automatically corrected by an ECC Hamming Code (72, 64). The corrected data is then applied to the DQ lines of the ECC DRAM in bit-widths of 4, 8, 16 or 32 bit, depending on the organization of the device.

The ECC algorithm is able to detect and correct one bit-error per 64+8 bit data-word. A 1 Gigabit ECC DRAM component has 16,777,216 data-words of 64 Bits. In each of these data-words, one single-bit error could be corrected, resulting in approximately 16 million times higher reliability of ECC DRAM compared to a conventional DRAM with similar capacity.

Note: If Burst Length x DRAM-I/O-width < 64 bit during a Write-command, the ECC-functionality is limited. Please contact Intelligent Memory for further details.

Comparison to conventional ECC implementation

ECC error correction is very common on high end industrial applications and servers. It normally requires an ECC-capable memory-controller which has an extra-wide data-bus with for example 72 bits (64 data-bits + 8 check-bits). The memory controller generates the required additional check-bits for the data and writes the extra wide data-word to the memory. Upon a Read-command, the memory controller will verify the data-integrity of the data-word + check-bits and performs the correction algorithm. Performing this algorithm affects the systems performance. In addition to the requirement for an ECC-capable memory controller, the conventional way of ECC correction requires multiple DRAMs to be accessed in parallel to achieve the extra-wide bit-width. On Server-memory-modules, for example, 18 DRAM-components with 4 data-lines each are put in parallel to reach the total 72 bit extra-wide data-bus.

With IM ECC DRAM, the check-bit-generation, verification and correction is performed inside the memory device. Every single ECC DRAM performs the error correction by itself, thus it does not require ECC-capable processors/controllers nor any wide data-bus between the controller and the DRAM. Because the ECC DRAM components are JEDEC compliant, they are drop-in replacements to conventional DRAM-memory. Any existing application that is currently built with conventional DRAM can be equipped with error-correction functionality. Note that, if a standard 64 bit memory-module is built using ECC DRAMs, the depth of error-correction is deeper than on 72 bit ECC memory module as each DRAM component on the module performs its own ECC correction-algorithm.







Why is ECC error correction important?

Numerous analyzes and field-studies have proven DRAM single-bit errors to be the root cause of system-malfunctions or data-corruptions. According to the field-study by the University Of Toronto called "DRAM Errors In The Wild – A Large-Scale field study", 25000 to 70000 ECC correctable single-bit errors occur per Megabit of DRAM within 1 billion hours of operation.

While not every single bit error causes a system crash, the application-software may become unstable or important data can be altered and the wrong data can pass through to external media, resulting in unrecoverable data-errors.

While all DRAMs are factory-tested by long burn-in-testing and effective functional and speed testing with different patterns and voltage variations, single-bit errors are technically not avoidable.

The effects are typically transient and difficult-to-repeat single data-bit flips. Many of these single-bit errors appear only under heavy stress or longer time of use of the DRAM, resulting as random system malfunctions or data-corruptions of the application. After a reset, the systems work again until the next occurrence of a single bit error reappears. It is difficult to prove a defect, as it is only a random effect which shows up in different ways at unknown times.

ECC corrects the output, but not the content of the Memory Array. For maximum stability we recommend to do periodical "scrubbing" (read and overwrite)

Possible root-causes for single-bit errors

DRAM cells consist of capacitors holding an electric charge which defines if the memory-cell contains a logical 0 or 1. These capacitor-cells are switched by transistors.

With the trend to smaller process technologies, higher speeds and lower supply-voltages, DRAM memory cells become more sensitive to noise on the signals, electromagnetic fields, cosmic rays or particle radiation. Also power peaks and variations in the signal-timing can cause single-bit errors.

Furthermore, depending on the age and intensity of use of those DRAM components, memory-cells suffer from various degrees of degradation. The isolation of the capacitors gets reduced and leakage increases, leading to lower data-retention-times of some cells. As data-retention times approach the refresh-times, data-bit tend to sometimes show up an incorrect binary value. The effects often appear only with certain data-patterns, at specific temperatures or at high data-traffic to the DRAM. The cell gets "weak", but the errors in the cell are not easily repeatable as they are not permanent.

There is no way to improve the DRAM technology itself, except by going back to larger processes, lower speeds and higher voltages. Pre-Testing the DRAMs longer, with more stress and wider guardbands, or even with automotive certified screening-processes does not fully protect from the risk of single-bit errors.


The only practical way to avoid single-bit errors is to use error correction algorithms such as ECC.

Optional eXtra Robustness

Intelligent Memory ECC DRAMs are optionally available with an eXtra Robustness feature. To achieve additional robustness of the DRAM, two memory cells are being internally twinned so each two cells will together hold one bit. The total memory capacity is reduced by half, while at the same time the robustness against all above listed typical root-causes for single-bit errors gets heavily increased. In the rare case that even a twinned memory cell has a bit-flip, Intelligent Memory eXtra Robustness DRAM also has the ECC error correction functionality integrated which will correct the output data.



Part Number Information



1Gb DDR2 SDRAM Addressing

Configuration	128Mb x 8	64Mb x 16
# of Bank	8	8
Bank Address	BA0 ~ BA2	BA0 ~ BA2
Auto precharge	A10/AP	A10/AP
Row Address	A0 ~ A13	A0 ~ A12
Column Address	A0 ~ A9	A0 ~ A9
Page Size	1KB	2KB





В

С

D

Ε

F

G

Н

J

Κ

L

128Mx8 DDR2 PIN CONFIGURATION

(Top view : see balls through package)

1 2 3 4 5 6 7 8 9

Α	VDD	NU/RDQS	Vss
В	DQ6	Vssq	DM/RDQS
С	VDDQ	DQ1	VDDQ
D	DQ4	Vssq	DQ3
Е	VDDL	VREF	Vss
F		CKE	WE
G	BA2	BA0	BA1
Н		A10/AP	A1
J	Vss	А3	A 5
К		A7	A9
L	Vdd	A12	NC

Vssq	DQS	VDDQ
DQS	Vssq	DQ7
VDDQ	DQ0	VDDQ
DQ2	Vssq	DQ5
Vssdl	CK	VDD
RAS	CK	ODT
CAS	CS	
A2	A0	VDD
A6	A4	
A11	A8	Vss
NC	A13	







64Mx16 DDR2 PIN CONFIGURATION (Top view : see balls through package)

1	2	3	4	5	6	7	8	9

Α	V _{DD}	NC	Vss
В	DQ14	Vssq	UDM
С	VDDQ	DQ9	VDDQ
D	DQ12	Vssq	DQ11
Е	VDD	NC	Vss
F	DQ6	Vssq	LDM
G	VDDQ	DQ1	VDDQ
Н	DQ4	Vssq	DQ3
J	VDDL	VREF	Vss
K		CKE	WE
L	BA2	BA0	BA1
М		A10/AP	A1
N	Vss	A3	A 5
Р		A7	A9
R	VDD	A12	NC

Vssq	UDQS	VDDQ
UDQS	Vssq	DQ15
VDDQ	DQ8	VDDQ
DQ10	Vssq	DQ13
Vssq	LDQS	VDDQ
LDQS	Vssq	DQ7
VDDQ	DQ0	VDDQ
DQ2	Vssq	DQ5
Vssdl	СК	VDD
RAS	CK	ODT
CAS	CS	
A2	A0	VDD
A6	A4	
A11	A8	Vss
NC	NC	

UDQS	VDDQ	Α
Vssq	DQ15	В
DQ8	VDDQ	С
Vssq	DQ13	D
LDQS	VDDQ	Е
Vssq	DQ7	F
DQ0	VDDQ	G
Vssq	DQ5	Н
СК	VDD	J
CK	ODT	K
CS		L
A0	VDD	М
A4		N
A8	Vss	Р
NO		1




Signal Pin Description

Pin	Туре	Function
CK, CK	Input	The system clock input. All inputs except DQs and DMs are sampled on the rising edge of CK.
CKE	Input	Activates the CK signal when high and deactivates the CK signal when low, thereby initiates either the Power Down mode, or the Self Refresh mode.
CS	Input	CS enables the command decoder when low and disables the command decoder when high. When the command decoder is disabled, new commands are ignored but previous operations continue.
RAS, CAS, WE	Input	When sampled at the positive rising edge of the clock, $\overline{\text{CAS RAS}}$ and $\overline{\text{WE}}$ define the command to be executed by the SDRAM.
		During a Bank Activate command cycle, A0-A13 defines the row address (RA0-RA13) when sampled at the rising clock edge for x8 and A0-A12 row address for x16 device.
		During a Read or Write command cycle, A0-An defines the column address (CA0-CAn) when sampled at the rising clock edge. CAn depends on the SDRAM organization:
		128M x 8 DDR CAn = CA9
A0 - A13	Input	64M x 16 DDR CAn = CA9
		In addition to the column address, A10(=AP) is used to invoke autoprecharge operation at the end of the burst read or write cycle. If A10 is high, autoprecharge is selected and BA0, BA1 and BA2 defines the bank to be precharged. If A10 is low, autoprecharge is disabled.
		During a Precharge command cycle, A10(=AP) is used in conjunction with BA0, BA1 and BA2 to control which bank(s) to precharge. If A10 is high, all eight banks will be precharged simultaneously regardless of state of BA0, BA1 and BA2
BA0 - BA2	Input	Selects which bank is to be active.
DQx	Input/ Output	Data Input/Output pins operate in the same manner as on conventional DRAMs.
		DQ0-DQ7 for x8 device and DQ0-DQ15 for x16 device.
DQS, (DQS) LDQS, (LDQS) UDQS, (UDQS) RDQS, (RDQS)	Input/ Output	Data Strobe, output with read data, input with write data. Edge-aligned with read data, centered in write data. For x16 device, LDQS corresponds to the data on DQ0-DQ7, UDQS corresponds to the data on DQ8-DQ15. For x8 device, an RDQS option using DM pin can be enabled via the EMRS(1) to simplify read timing. The data strobes DQS, LDQS, UDQS and RDQS may be used in single ended mode or paired with optional complimentary signals DQS, LDQS, UDQS and RDQS to provide differential pair signaling to the system during both reads and writes. An EMRS(1) control bit enables or disables all complementary data strobe signals.
DM, LDM, UDM	Input	DM is an input mask signal for write data. Input data is masked when DM is sampled high along with that input data during a Write access. DM is sampled on both edges of DQS. Although DM pins are input only, the DM loading is designed to match that of DQ and DQS pins.
		For x8 device, the function of DM or RDQS/RDQS is enabled by EMRS command. For x16 device, LDM is DM for lower byte DQ0-DQ7 and UDM is DM for upper byte DQ8-DQ15.
VDD, VSS	Supply	Power and ground for the input buffers and the core logic.
VDDQ, VSSQ	Supply	Isolated power supply and ground for the output buffers to provide improved noise immunity.
VREF	Input	SSTL Reference Voltage for Inputs
VDDL, VSSDL	Supply	Isolated power supply and ground for the DLL to provide improved noise immunity.
ODT	Input	On Die Termination Enable. It enables termination resistance internal to the DRAM. ODT is applied to each DQ, DQS, DQS, RDQS, RDQS and DM for x8 device. For x16 configuration ODT is applied to each DQ, UDQS/UDQS, LDQS/LDQS, UDM and LDM signal. ODT will be ignored if EMRS disable the function.





Simplified State Diagram



Note: Use caution with this diagram. It is intended to provide a floorplan of the possible state transitions and the commands to control them, not all details. In particular situations involving more than one bank, enabling/disabling on-die termination, Power Down enty/exit - among other things - are not captured in full detail.







Basic Functionality

Read and write accesses to the DDR2 SDRAM are burst oriented; accesses start at a selected location and continue for a burst length of four or eight in a programmed sequence. Accesses begin with the registration of an Active command, which is then followed by a Read or Write command. The address bits registered coincident with the active command are used to select the bank and row to be accessed (BA0, BA1 select the bank; A0-A13 select the row). The address bits registered coincident with the Read or Write command are used to select the starting column location for the burst access and to determine if the auto precharge command is to be issued.

Prior to normal operation, the DDR2 SDRAM must be initialized. The following sections provide detailed information covering device initialization, register definition, command descriptions and device operation.

Power up and Initialization

DDR2 SDRAMs must be powered up and initialized in a predefined manner. Operational procedures other than those specified may result in undefined operation.

Power-up and Initialization Sequence

The following sequence is required for POWER UP and Initialization.

- 1. Apply power and attempt to maintain CKE below 0.2*VDDQ and ODT at a low state (all other inputs may be undefined.)
 - VDD, VDDL and VDDQ are driven from a single power converter output, AND
 - VTT is limited to 0.95V max. AND
 - VREF tracks VDDQ/2.

or

- Apply VDD before or at the same time as VDDL.
- Apply VDDL before or at the same time as VDDQ.
- Apply VDDQ before or at the same time as VTT & VREF.

at least one of these two sets of conditions must be met.


- 2. Start clock and maintain stable condition.
- 3. For the minimum of 200us after stable power and clock (CK, $\overline{\text{CK}}$), then apply NOP or deselect & take CKE high.
- 4. Wait minimum of 400ns then issue precharge all command. NOP or deselect applied during 400ns period.
- 5. Issue EMRS(2) command. (To issue EMRS(2) command, provide "Low" to BA0, "High" to BA1.)
- 6. Issue EMRS(3) command. (To issue EMRS(3) command, provide "High" to BA0 and BA1.)
- 7. Issue EMRS to enable DLL. (To issue "DLL Enable" command, provide "Low" to A0, "High" to BA0 and "Low" to BA1 and A12.)
- Issue a Mode Register Set command for "DLL reset".
 (To issue DLL reset command, provide "High" to A8 and "Low" to BA0-1)
- 9. Issue precharge all command.
- 10. Issue 2 or more auto-refresh commands.
- 11. Issue a mode register set command with low to A8 to initialize device operation. (i.e. to program operating parameters without resetting the DLL.
- 12. At least 200 clocks after step 8, EMRS OCD Default command (A9=A8=A7=1) followed by EMRS OCD Exit command (A9=A8=A7=0) must be issued with other operating parameters of EMRS.
- 13. The DDR2 SDRAM is now ready for normal operation.
 - *1) To guarantee ODT off, VREF must be valid and a low level must be applied to the ODT pin.







Initialization Sequence after Power Up



Programming the Mode Register

For application flexibility, burst length, burst type, $\overline{\text{CAS}}$ latency, DLL reset function, write recovery time (tWR) are user defined variables and must be programmed with a Mode Register Set (MRS) command. Additionally, DLL disable function, driver impedance, additive CAS latency, single-ended strobe and ODT (On Die Termination) are also user defined variables and must be programmed with an Extended Mode Register Set (EMRS) command. Contents of the Mode Register (MR) or Extended Mode Registers (EMR(#)) can be altered by reexecuting the MRS and EMRS Commands. If the user chooses to modify only a subset of the MRS or EMRS variables, all variables must be redefined when the MRS or EMRS commands are issued.

MRS, EMRS and Reset DLL do not affect array contents, which means reinitialization including those can be executed any time after power-up without affecting array contents.








DDR2 SDRAM Mode Register Set (MRS)

The mode register stores the data for controlling the various operating modes of DDR2 SDRAM. It controls $\overline{\text{CAS}}$ latency, burst length, burst sequence, test mode, DLL reset, WR and various vendor specific options to make DDR2 SDRAM useful for various applications. The default value of the mode register is not defined, therefore the mode register must be written after power-up for proper operation. The mode register is written by asserting LOW on $\overline{\text{CS}}$, $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$, BA0 and BA1, while controlling the state of address pins A0 - A13. The DDR2 SDRAM should be in all bank precharge with CKE already HIGH prior to writing into the mode register. The mode register set command cycle time (tMRD) is required to complete the write operation to the mode register. The mode register contents can be changed using the same command and clock cycle requirements during normal operation as long as all banks are in the precharge state. The mode register is divided into various fields depending on functionality. Burst length is defined by A0 - A2 with options of 4 and 8 bit burst lengths. The burst length decodes are compatible with DDR SDRAM. Burst address sequence type is defined by A3, $\overline{\text{CAS}}$ latency is defined by A4 - A6. The DDR2 does not support half clock latency mode. A7 is used for test mode. A8 is used for DLL reset. A7 must be set to LOW for normal MRS operation. Write recovery time WR is defined by A9 - A11. Refer to the table for specific codes.



^{*1 :} A13 is reserved for future use and must be programmed to 0 when setting the mode register.

A14 and A15 are not used for 1Gb DDR2 SDRAMs, reserved for future used.

^{*2:} WR(write recovery for autoprecharge) min is determined by tCK max and WR max is determined by tCK min.

WR in clock cycles is calculated by dividing tWR (in ns) by tCK (in ns) and rounding up a non-integer value to the next integer (WR[cycles] = tWR(ns)/tCK(ns)).

The mode register must be programmed to this value. This is also used with tRP to determine tDAL.







DDR2 SDRAM Extended Mode Register Set

EMRS(1)

The extended mode register(1) stores the data for enabling or disabling the DLL, output driver strength, ODT value selection and additive latency. The default value of the extended mode register is not defined, therefore the extended mode register must be written after power-up for proper operation. Extended mode register(1) is written by asserting low on \overline{CS} , \overline{RAS} , \overline{CAS} , \overline{WE} and high on BA0 and low on BA1, and controlling rest of pins A0 \sim A13.


The DDR2 SDRAM should be in all bank precharge with CKE already high prior to writing into the extended mode register. The mode register set command cycle time (tMRD) must be satisfied to complete the write operation to the extended mode register. Mode register contents can be changed using the same command and clock cycle requirements during normal operation as long as all banks are in the precharge state. A0 is used for DLL enable or disable. A1 is used for enabling reduced strength data-output drive. A3~A5 determines the additive latency. A2 and A6 are used for ODT value selection, A7~A9 are used for OCD control, A10 is used for DQS disable and A11 is used for RDQS enable.

DLL Enable / Disable

The DLL must be enabled for normal operation. DLL enable is required during power up initialization, and upon returning to normal operation after having the DLL disabled. The DLL is automatically disabled when entering self refresh operation and is automatically re-enabled upon exit of self refresh operation. Any time the DLL is enabled (and subsequently reset), 200 clock cycles must occur before a Read command can be issued to allow time for the internal clock to be synchronized with the external clock. Failing to wait for synchronization to occur may result in a violation of the tAC or tDQSCK parameters.



EMRS(1) Programming




^{*1:} A13 is reserved for future use and must be programmed to 0 when setting the mode register. A14 and A15 are not used for 1Gb DDR2 SDRAMs, reserved for future used.







EMRS(2) Programming: PASR




- *1 : BA1 must be programmed to 0 setting the mode register during initialization.
- *2 : A13 is reserved for future use and must be programmed to 0 when setting the mode register. A14 and A15 are not used for 1Gb DDR2 SDRAMs, reserved for future used.
- *3: While Tcase >85°C, double refresh rate (tREFI: 3.9us) is required, and to enter self refresh mode at this temperature range it must be required an EMRS command to change itself refresh rate.

The PASR bits allow the user to dynamically customize the memory array size to the actual needs. This feature allows the device to reduce standby current by refreshing only the memory arrays that contain essential data. The refresh options are full array, one-half array, one-quarter array, three-fourth array, or none of the array. The mapping of these partitions can start at either the beginning or the end of the address map. Please see the following table.

PASR[2]	PASR[1]	PASR[0]	ACTIVE SECTION
0	0	0	Full array
0	0	1	1/2 array (Bank 0, 1, 2, 3)
0	1	0	1/4 array (Bank 0, 1)
0	1	1	1/8 array (Bank 0)
1	0	0	3/4 array (Bank 2, 3, 4,5, 6, 7)
1	0	1	1/2 array (Bank 4, 6, 5, 7)
1	1	0	1/4 array (Bank 6, 7)
1	1	1	1/8 array (Bank 7)

EMRS(3) Programming: Reserved*1



*1 : EMRS(3) is reserved for future use and all bits except BAO and BA1 must be programmed to 0 when setting the mode register during initialization.




ODT (on-die termination)

On Die Termination (ODT) is a feature that allows a DRAM to turn on/off termination resistance for each DQ, DQS/DQS, RDQS/RDQS and DM signal for x8 configurations via the ODT control pin.

The ODT feature is designed to improve signal integrity of the memory channel by allowing the DRAM controller to independently turn on/off termination resistance for any or all DRAM devices.

The ODT function is supported for ACTIVE and STANDBY modes. ODT is turned off and not supported in SELF REFRESH mode.



Switch (sw1, sw2, sw3) is enabled by ODT pin. Selection among sw1, sw2, sw3 is determined by "Rtt (nominal)" in EMR. Termination included on all DQs, DM, DQS, \overline{DQS} , RDQS, and \overline{RDQS} pins

Functional representation of ODT



ODT Truth Table

The ODT Truth Table shows which of the input pins are terminated depending on the state of address bit A10and A11 in the EMRS.

To activate termination of any of these pins, the ODT function has to be enabled in the EMRS by address bits A6 and A2.

logut Dio	EMRS	EMRS				
Input Pin	Address Bit A10	Address Bit A11				
	x8 components :					
DQ0 ~ DQ7	X	Х				
DQS	X	X				
DQS	0	Х				
RDQS	X	1				
RDQS	0	1				
DM	X	0				
	x16 components :					
DQ0 ~ DQ7	X	Х				
DQ8 ~ DQ15	X	Х				
LDQS	X	Х				
LDQS	0	Х				
UDQS	Х	Х				
UDQS	0	Х				
LDM	Х	Х				
UDM	X	X				

X = Don't Care

0 = Signal Low

1 = Signal High





DC Electrical Characteristics and Operation Conditions:

Parameter / Condition		min.	nom.	max.	Units	Notes
Rtt eff. Impedance value for EMRS(A6,A2)= 0, 1: 75 ohm	Rtt1 (eff)	60	75	90	ohm	1
Rtt eff Impedance value for EMRS(A6,A2)=1,0: 150 ohm	Rtt2 (eff)	120	150	180	ohm	1
Rtt eff Impedance value for EMRS(A6,A2)=1,1:50 ohm	Rtt3 (eff)	40	50	60	ohm	1
Deviation of VM with respect to V _{DDQ} /2	delta VM	-6	-	+6	%	2

1) Measurement Definition for Rtt(eff):

Apply VIHac and VILac to test pin seperately, then measure current I(VIHac) and I(VILac) respectively

$$Rtt(eff) = \frac{VIHac - VILac}{I(VIHac) - I(VILac)}$$

2) Measurement Definition for VM:

Measure voltage (VM) at test pin (midpoint) with no load:

$$\Delta VM = \left(\frac{2 \times VM}{VDDQ} - 1\right) \times 100\%$$







AC Electrical Characteristics and Operation Conditions: For speed 667/800

Symbol	Parameter / Condition	min.	max.	Units	Notes
tAOND	ODT turn-on delay	2	2	tCK	
tAON	ODT turn-on	tAC(min)	tAC(max) + 0.7	ns	1
tAONPD	ODT turn-on (Power Down Mode)	tAC(min)+2	2 tCK+ tAC(max)+1	ns	3
tAOFD	ODT turn-off delay	2.5	2.5	tCK	
tAOF	ODT turn-off	tAC(min)	tAC(max)+0.6	ns	2
tAOFPD	ODT turn-off (Power Down Mode)	tAC(min)+2	2.5 tCK+ tAC(max)+1	ns	3
tANPD	ODT to Power Down Mode Entry Latency	3	Х	tCK	4
tAXPD	ODT Power Down Exit Latency	8	-	tCK	4

- ODT turn on time min. is when the device leaves high impedance and ODT resistance begins to turn on.
 ODT turn on time max. is when the ODT resistance is fully on. Both are measured from tAONPD.
- ODT turn off time min. is when the device stars to turn-off ODT resistance.
 ODT turn off time max. is when the bus is in high impedance. Both are measured from tAOFD.
- 3) For Standard Active Power-down with MRS A12 ="0" the non power-down timings (tAOND, tAON, tAOFD and tAOF) apply
- 4) tanpl and taxpl define the timing limit when either Power Down Mode Timings (taonpd, taoppd) or Non-Power Down Mode timings (taond, taopd) have to be applied.

AC Electrical Characteristics and Operation Conditions: For speed 1066

Symbol	Parameter / Condition	min.	max.	Units	Notes
tAOND	ODT turn-on delay	2	2	tCK	
tAON	ODT turn-on	tAC(min)	tAC(max) + 2.575	ns	1
tAONPD	ODT turn-on (Power Down Mode)	tAC(min)+2	2 tCK+ tAC(max)+1	ns	3
tAOFD	ODT turn-off delay	2.5	2.5	tCK	
tAOF	ODT turn-off	tAC(min)	tAC(max)+0.6	ns	2
tAOFPD	ODT turn-off (Power Down Mode)	tAC(min)+2	2.5 tCK+ tAC(max)+1	ns	3
tANPD	ODT to Power Down Mode Entry Latency	4	X	tCK	4
tAXPD	ODT Power Down Exit Latency	11	-	tCK	4


- ODT turn on time min. is when the device leaves high impedance and ODT resistance begins to turn on.
 ODT turn on time max. is when the ODT resistance is fully on. Both are measured from tAONPD.
- ODT turn off time min. is when the device stars to turn-off ODT resistance.
 ODT turn off time max. is when the bus is in high impedance. Both are measured from tAOFD.
- 3) For Standard Active Power-down with MRS A12 = "0" the non power-down timings (tAOND, tAON, tAOFD and tAOF) apply
- 4) tanpp and taxpp define the timing limit when either Power Down Mode Timings (taonpp, taopp) or Non-Power Down Mode timings (taonp, taopp) have to be applied.








ODT Timing for Active / Standby (Idle) Mode and Standard Active Power-Down Mode



- Both ODT to Power Down Entry and Exit Latency timing parameter tANPD and tAXPD are met, therefore Non-Power Down Mode timing have to be applied
- 2) ODT turn-on time (tAON, min) is when the device leaves high impedance and ODT resistance begins to turn on. ODT turn on time max. (tAON, max) is when the ODT resistance is fully on. Both are measured from tAOND.
- 3) ODT turn off time min. (tAOF, min) is when the device starts to turn off the ODT resistance. ODT turn off time max. (tAOF, max) is when the bus is in high impedance. Both are measured from tAOFD.

ODT Timing for Precharge Power-Down and Low Power Power-Down Mode



 Both ODT to Power Down Entry and Exit Latencies tANPD and tAXPD are not met, therefore Power-Down Mode timings have to be applied



Bank Activate Command


The Bank Activate command is issued by holding $\overline{\text{CAS}}$ and $\overline{\text{WE}}$ high with $\overline{\text{CS}}$ and $\overline{\text{RAS}}$ low at the rising edge of the clock. The bank addresses of BA0 - BA2 are used to select the desired bank. The row addresses A0 through A13 are used to determine which row to activate in the selected bank for x8 organised components. For x16 components, row addresses A0 through A12 have to be applied.

The Bank Activate command must be applied before any Read or Write operation can be executed. Immediately after the bank active command, the DDR2 SDRAM can accept a read or write command (with or without Auto-Precharge) on the following clock cycle. If a R/W command is issued to a bank that has not satisfied the tRCDmin specification, then additive latency must be programmed into the device to delay the R/W command which is internally issued to the device. The additive latency value must be chosen to assure tRCDmin is satisfied. Additive latencies of 0, 1, 2, 3, 4, 5 and 6 are supported.

Once a bank has been activated, it must be precharged before another Bank Activate command can be applied to the same bank. The bank active and precharge times are defined as tRAS and tRP respectively.

The minimum time interval between successive Bank Activate commands to the same bank is determined (tRC). The minimum time interval between Bank Active commands, to any other bank, is the Bank A to Bank B delay time (tRRD).





Read and Write Commands and Access Modes


After a bank has been activated, a read or write cycle can be executed. This is accomplished by setting \overline{RAS} high, \overline{CS} and \overline{CAS} low at the clock's rising edge. \overline{WE} must also be defined at this time to determine whether the access cycle is a read operation (\overline{WE} high) or a write operation (\overline{WE} low). The DDR2 SDRAM provides a wide variety of fast access modes. The boundary of the burst cycle is restricted to specific segments of the page length.

A new burst access must not interrupt the previous 4 bit burst operation in case of BL = 4 setting. Therefore the minimum $\overline{\text{CAS}}$ to $\overline{\text{CAS}}$ delay (tCCD) is a minimum of 2 clocks for read or write cycles.

For 8 bit burst operation (BL = 8) the minimum \overline{CAS} to \overline{CAS} delay (tCCD) is 4 clocks for read or write cycles. Burst interruption is allowed with 8 bit burst operation. For details see the "Burst Interrupt" - Section of this datasheet.



Read Burst Timing Example: (CL = 3, AL = 0, RL = 3, BL = 4)







Posted CAS

Posted $\overline{\text{CAS}}$ operation is supported to make command and data bus efficient for sustainable bandwidths in DDR2 SDRAM. In this operation, the $\overline{\text{DDR2}}$ SDRAM allows a Read or Write command to be issued immediately after the $\overline{\text{RAS}}$ bank activate command (or any time during the $\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time, tRCD, period). The command is held for the time of the Additive Latency (AL) before it is issued inside the device. The Read Latency (RL) is the sum of AL and the $\overline{\text{CAS}}$ latency (CL). Therefore if a user chooses to issue a Read/Write command before the tRCDmin, then AL greater than 0 must be written into the EMRS. The Write Latency (WL) is always defined as RL - 1 (Read Latency -1) where Read Latency is defined as the sum of Additive Latency plus $\overline{\text{CAS}}$ latency (RL=AL+CL). If a user chooses to issue a Read command after the tRCDmin period, the Read Latency is also defined as RL = AL + CL.


Read followed by a write to the same bank, Activate to Read delay < tRCDmim: AL = 2 and CL = 3, RL = (AL + CL) = 5, WL = (RL-1) = 4, BL = 4



Read followed by a write to the same bank, where AL = 0 and CL = 3, RL = (AL + CL) = 3, WL = (RL - 1) = 2, BL = 4



Read followed by a write to the same bank, Acitvate to Read delay > tRCDmin: AL=1, CL=3, WL=3, BL=4









Burst Mode Operation

Burst mode operation is used to provide a constant flow of data to memory locations (write cycle), or from memory locations (read cycle). The parameters that define how the burst mode will operate are burst sequence and burst length. The DDR2 SDRAM supports 4 bit and 8 bit burst modes only. For 8 bit burst-mode, full interleave address ordering is supported, however, sequential address ordering is nibble based for ease of implementation. The burst length is programmable and defined by the addresses A° 0 of the MRS. The burst type, either sequential or interleaved, is programmable and defined by the address bit 3 (A3) of the MRS. Seamless burst read or write operations are supported. Interruption of a burst read or write operation is prohibited, when burst length = 4 is programmed. For burst interruption of a read or write burst when burst length = 8 is used, see the "Burst Interruption" section of this datasheet. A Burst Stop command is not supported on DDR2 SDRAM devices.

Burst Length and Sequence

Burst Length	Starting Address (A2 A1 A0)	Sequential Addressing (decimal)	Interleave Addressing (decimal)
	x 0 0	0, 1, 2, 3	0, 1, 2, 3
4	x 0 1	1, 2, 3, 0	1, 0, 3, 2
4	x 1 0	2, 3, 0, 1	2, 3, 0, 1
	x 1 1	3, 0, 1, 2	3, 2, 1, 0
	000	0, 1, 2, 3, 4, 5, 6, 7	0, 1, 2, 3, 4, 5, 6, 7
	0 0 1	1, 2, 3, 0, 5, 6, 7, 4	1, 0, 3, 2, 5, 4, 7, 6
	0 1 0	2, 3, 0, 1, 6, 7, 4, 5	2, 3, 0, 1, 6, 7, 4, 5
	0 1 1	3, 0, 1 ,2, 7, 4, 5, 6	3, 2, 1, 0, 7, 6, 5, 4
8	100	4, 5, 6, 7, 0, 1, 2, 3	4, 5, 6, 7, 0, 1, 2, 3
	1 0 1	5, 6, 7, 4, 1, 2, 3, 0	4, 5, 6, 7, 0, 1, 2, 3
	110	6, 7, 4, 5, 2, 3, 0, 1	6, 7, 4, 5, 2, 3, 0, 1
	111	7, 4, 5, 6, 3, 0, 1, 2	7, 6, 5, 4, 3, 2, 1, 0

Note: 1) Page length is a function of I/O organization and column addressing.


 Order of burst access for sequential addressing is "nibble-based" and therefore different from SDR or DDR components.

Burst Read Command


The Burst Read command is initiated by having $\overline{\text{CS}}$ and $\overline{\text{CAS}}$ low while holding $\overline{\text{RAS}}$ and $\overline{\text{WE}}$ high at the rising edge of the clock. The address inputs determine the starting column address for the burst. The delay from the start of the command until the data from the first cell appears on the outputs is equal to the value of the read latency (RL). The data strobe output (DQS) is driven low one clock cycle before valid data (DQ) is driven onto the data bus. The first bit of the burst is synchronized with the rising edge of the data strobe (DQS). Each subsequent data-out appears on the DQ pin in phase with the DQS signal in a source synchronous manner. The RL is equal to an additive latency (AL) plus $\overline{\text{CAS}}$ latency (CL). The CL is defined by the Mode Register Set (MRS). The AL is defined by the Extended Mode Register Set (EMRS).




Basic Burst Read Timing



Burst Read Operation: RL = 5, (AL = 2, CL = 3, BL = 4)



Burst Read Operation: RL = 3, (AL = 0, CL = 3, BL = 8)











Burst Read followed by Burst Write: RL = 5, WL = (RL - 1), BL = 4




The minimum time from the burst read command to the burst write command is defined by a read-to-write turn-around time, which is BL/2 + 2 clocks.

Seamless Burst Read Operation: RL = 5, AL = 2, CL = 3, BL = 4



Seamless Burst Read Operation: RL = 3, AL = 0, CL = 3, BL = 8 (non-interrupting)







Burst Write Command

The Burst Write command is initiated by having \overline{CS} , \overline{CAS} and \overline{WE} low while holding \overline{RAS} high at the rising edge of the clock. The address inputs determine the starting column address. Write latency (WL) is defined by a read latency (RL) minus one and is equal to (AL + CL - 1). A data strobe signal (DQS) should be driven low (preamble) one clock prior to the WL. The first data bit of the burst cycle must be applied to the DQ pins at the first rising edge of the DQS following the preamble. The tDQSS specification must be satisfied for write cycles. The subsequent burst bit data are issued on successive edges of the DQS until the burst length is completed. When the burst has finished, any additional data supplied to the DQ pins will be ignored. The DQ signal is ignored after the burst write operation is complete. The time from the completion of the burst write to bank precharge is named "write recovery time" (tWR) and is the time needed to store the write data into the memory array. tWR is an analog timing parameter (see the AC table in this specification) and is not the programmed value for WR in the MRS.

Basic Burst Write Timing



Burst Write Operation: RL = 5 (AL = 2, CL = 3), WL = 4, BL = 4











Burst Write Operation: RL = 3 (AL = 0, CL = 3), WL = 2, BL = 4




Burst Write followed by Burst Read: RL = 5, (AL = 2, CL = 3), WL = 4, tWTR = 2, BL = 4



The minimum number of clocks from the burst write command to the burst read command is (CL - 1) + BL/2 + tWTR


Seamless Burst Write Operation: RL = 5, WL = 4, BL = 4



The seamless burst write operation is supported by enabling a write command every BL / 2 number of clocks. This operation is allowed regardless of same or different banks as long as the banks are activated.



Seamless Burst Write Operation: RL = 3, WL = 2, BL = 8, non-interrupting




The seamless, non interrupting 8-bit burst write operation is supported by enabling a write command at every BL / 2 number of clocks. This operation is allowed regardless of same or different banks as long as the banks are activated.




Write Data Mask

One write data mask input (DM) for x8 components and two write data mask inputs (LDM, UDM) for x16 components are supported on DDR2 SDRAMs, consistent with the implementation on DDR SDRAMs. It has identical timings on write operations as the data bits, and though used in a uni-directional manner, is internally loaded identically to data bits to insure matched system timing. Data mask is not used during read cycles. If DM is high during a write burst coincident with the write data, the write data bit is not written to the memory. For x8 components the DM function is disabled, when RDQS / RDQS are enabled by EMRS.

Write Data Mask Timing



Burst Write Operation with Data Mask: RL = 3 (AL = 0, CL = 3), WL = 2, tWR = 3, BL = 4






Burst Interruption

Interruption of a read or write burst is prohibited for burst length of 4 and only allowed for burst length of 8 under the following conditions:

- 1. A Read Burst of 8 can only be interrupted by another Read command. Read burst interruption by a Write or Precharge Command is prohibited.
- 2. A Write Burst of 8 can only be interrupted by another Write command. Write burst interruption by a Read or Precharge Command is prohibited.
- 3. Read burst interrupt must occur exactly two clocks after the previous Read command. Any other Read burst interrupt timings are prohibited.
- 4. Write burst interrupt must occur exactly two clocks after the previous Write command. Any other Read burst interrupt timings are prohibited.
- 5. Read or Write burst interruption is allowed to any bank inside the DDR2 SDRAM.
- 6. Read or Write burst with Auto-Precharge enabled is not allowed to be interrupted.
- 7. Read burst interruption is allowed by a Read with Auto-Precharge command.
- 8. Write burst interruption is allowed by a Write with Auto-Precharge command.
- 9. All command timings are referenced to burst length set in the mode register. They are not referenced to the actual burst. For example, Minimum Read to Precharge timing is AL + BL/2 where BL is the burst length set in the mode register and not the actual burst (which is shorter because of interrupt). Minimum Write to Precharge timing is WL + BL/2 + tWR, where tWR starts with the rising clock after the uninterrupted burst end and not form the end of the actual burst end.

Read Burst Interrupt Timing Example: (CL = 3, AL = 0, RL = 3, BL = 8)










Write Burst Interrupt Timing Example: (CL = 3, AL = 0, WL = 2, BL = 8)



Precharge Command

The Precharge Command is used to precharge or close a bank that has been activated. The Precharge Command is triggered when \overline{CS} , \overline{RAS} and \overline{WE} are low and \overline{CAS} is high at the rising edge of the clock. The Precharge Command can be used to precharge each bank independently or all banks simultaneously. Four address bits A10, BA2, BA1 and BA0 are used to define which bank to precharge when the command is issued.

Bank Selection for Precharge by Address Bits

A10	BA0	BA1	BA2	Precharge Bank(s)
LOW	LOW	LOW	LOW	Bank 0 only
LOW	HIGH	LOW	LOW	Bank 1 only
LOW	LOW	HIGH	LOW	Bank 2 only
LOW	HIGH	HIGH	LOW	Bank 3 only
LOW	LOW	LOW	HIGH	Bank 4 only
LOW	HIGH	LOW	HIGH	Bank 5 only
LOW	LOW	HIGH	HIGH	Bank 6 only
LOW	HIGH	HIGH	HIGH	Bank 7 only
HIGH	Don't Care	Don't Care	Don't Care	All Banks







Burst Read Operation Followed by a Precharge

The following rules apply as long as the tRTP timing parameter - Internal Read to Precharge Command delay time - is less or equal two clocks, which is the case for operating frequencies less or equal 266 MHz (DDR2 400 and 533 speed sorts):


Minimum Read to Precharge command spacing to the same bank = AL + BL/2 clocks. For the earliest possible precharge, the precharge command may be issued on the rising edge which is "Additive Latency (AL) + BL/2 clocks" after a Read Command, as long as the minimum tRAS timing is satisfied.

A new bank active command may be issued to the same bank if the following two conditions are satisfied simultaneously:


- (1) The RAS precharge time (tRP) has been satisfied from the clock at which the precharge begins.
- (2) The RAS cycle time (tRCmin) from the previous bank activation has been satisfied.

For operating frequencies higher than 266 MHz, tRTP becomes > 2 clocks and one additional clock cycle has to be added for the minimum Read to Precharge command spacing, which now becomes AL + BL/2 + 1 clocks.

Burst Read Operation Followed by Precharge: RL = 4 (AL = 1, CL = 3), BL = 4, tRTP ≤ 2 clocks



Burst Read Operation Followed by Precharge: RL = 4 (AL = 1, CL = 3), BL = 8, tRTP ≤ 2 clocks












Burst Read Operation Followed by Precharge: RL = 5 (AL = 2, CL = 3), BL = 4, tRTP ≤ 2 clocks



Burst Read operation Followed by Precharge: RL = 6 (AL = 2, CL = 4), BL = 4, tRTP ≤ 2 clocks



Burst Read Operation Followed by Precharge: RL = 4 (AL = 0, CL = 4), BL = 8, tRTP ≤ 2 clocks







Burst Write followed by Precharge

Minimum Write to Precharge command spacing to the same bank = WL + BL/2 + tWR. For write cycles, a delay must be satisfied from the completion of the last burst write cycle until the Precharge command can be issued. This delay is known as a write recovery time (tWR) referenced from the completion of the burst write to the Precharge command. No Precharge command should be issued prior to the tWR delay, as DDR2 SDRAM does not support any burst interrupt by a Precharge command. tWR is an analog timing parameter (see the AC table in this datasheet) and is not the programmed value for tWR in the MRS.

Burst Write followed by Precharge: WL = (RL - 1) = 3, BL = 4, tWR = 3



Burst Write followed by Precharge: WL = (RL - 1) = 4, BL = 4, tWR = 3









Auto-Precharge Operation

Before a new row in an active bank can be opened, the active bank must be precharged using either the Precharge Command or the Auto-Precharge function. When a Read or a Write Command is given to the DDR2 SDRAM, the CAS timing accepts one extra address, column address A10, to allow the active bank to automatically begin precharge at the earliest possible moment during the burst read or write cycle. If A10 is low when the Read or Write Command is issued, then normal Read or Write burst operation is executed and the bank remains active at the completion of the burst sequence. If A10 is high when the Read or Write Command is issued, then the Auto-Precharge function is enabled. During Auto-Precharge, a Read Command will execute as normal with the exception that the active bank will begin to precharge internally on the rising edge which is CAS Latency (CL) clock cycles before the end of the read burst. Auto-Precharge is also implemented for Write Commands. The precharge operation engaged by the Auto-Precharge command will not begin until the last data of the write burst sequence is properly stored in the memory array. This feature allows the precharge operation to be partially or completely hidden during burst read cycles (dependent upon CAS Latency) thus improving system performance for random data access. The RAS lockout circuit internally delays the Precharge operation until the array restore operation has been completed so that the Auto-Precharge command may be issued with any read or write command.

Burst Read with Auto-Precharge

If A10 is high when a Read Command is issued, the Read with Auto-Precharge function is engaged. The DDR2 SDRAM starts an Auto-Precharge operation on the rising edge which is (AL + BL /2) cycles later from the Read with AP command if tRAS (min) and tRTP are satisfied. If tRAS (min) is not satisfied at the edge, the start point of Auto-Precharge operation will be delayed until tRAS (min) is satisfied. If tRTP (min) is not satisfied at the edge, the start point of Auto-precharge operation will be delayed until tRTP (min) is satisfied. In case the internal precharge is pushed out by tRTP, tRP starts at the point where the internal pre charge happens (not at the next rising clock edge after this event). So for B L = 4 the minimum time from Read with Auto-Precharge to the next Activate command becomes AL + tRTP + tRPF or BL = 8 the time from Read with Auto-Precharge to the next Activate command is AL + 2 + tRTP + tRP. Note that both parameters tRTP and tRP have to be rounded up to the next integer value. In any event internal precharge does not start earlier than two clocks after the last 4-bit prefetch.

A new bank active (command) may be issued to the same bank if the following two conditions are satisfied simultaneously:


- (1) The RAS precharge time (tRP) has been satisfied from the clock at which the Auto-Precharge begins.
- (2) The RAS cycle time (tRC) from the previous bank activation has been satisfied.








Burst Read with Auto-Precharge followed by an activation to the Same Bank (tRC Limit) RL = 5 (AL = 2, CL = 3), BL = 4, tRTP <= 2 clocks



Burst Read with Auto-Precharge followed by an activation to the Same Bank (tRAS Limit) RL = 5 (AL = 2, CL = 3), BL = 4, tRTP <= 2 clocks











Burst Read with Auto-Precharge followed by an Activation to the Same Bank: RL=4(AL=1, CL=3), BL=8, tRTP<=2 clocks



Burst Read with Auto-Precharge followed by an Activation to the Same Bank: RL=4(AL=1, CL=3), BL=4, tRTP<=2 clocks





Burst Write with Auto-Precharge


If A10 is high when a Write Command is issued, the Write with Auto-Precharge function is engaged. The DDR2 SDRAM automatically begins precharge operation after the completion of the write burst plus the write recovery time delay (WR), programmed in the MRS register, as long as tRAS is satisfied. The bank undergoing Auto-Precharge from the completion of the write burst may be reactivated if the following two conditions are satisfied.

- (1) The last data-in to bank activate delay time (tDAL = WR + tRP) has been satisfied.
- (2) The RAS cycle time (tRC) from the previous bank activation has been satisfied.


In DDR2 SDRAMs the write recovery time delay (WR) has to be programmed into the MRS mode register. As long as the analog tWR timing parameter is not violated, WR can be programmed between 2 and 6 clock cycles. Minimum Write to Activate command spacing to the same bank = WL + BL/2 + tDAL.

Examples:

Burst Write with Auto-Precharge (tRC Limit): WL = 2, tDAL = 6 (WR = 3, tRP = 3), BL = 4



Burst Write with Auto-Precharge (WR+tRP Limit): WL = 4, tDAL = 6 (WR = 3, tRP = 3), BL = 4





Concurrent Auto-Precharge

DDR2 devices support the "concurrent Auto-Precharge" feature. A read with Auto-Precharge enabled, or a write with Auto-Precharge enabled, may be followed by any command to the other bank, as long as that command does not interrupt the read or write data transfer, and all other related limitations (e.g. contention between Read data and Write data must be avoided externally and on the internal data bus.

The minimum delay from a read or write command with Auto-Precharge enabled, to a command to a different bank, is summarized in the table below. As defined, the WL = RL - 1 for DDR2 devices which allows the command gap and corresponding data gaps to be minimized.

	To Command	Minimum Delay with	
From Command	(different bank,	Concurrent Auto-Pre-	Units
	non-interrupting command)	Charge Support	
	Read or Read w/AP	(CL-1) + (BL/2) + tWTR	tCK
WRITE w/ AP	Write or Write w/AP	BL/2	tCK
	Precharge or Activate	1	tCK
	Read or Read w/AP	BL/2	tCK
READ w/ AP	Write or Write w/AP	BL/2 + 2	tCK
	Precharge or Activate	1	tCK



Refresh

SDRAMs require a refresh of all rows in any rolling 64 ms interval. Each refresh is generated in one of two ways: by an explicit Auto-Refresh command, or by an internally timed event in Self-Refresh mode. Dividing the number of device rows into the rolling 64 ms interval defined the average refresh interval tREFI, which is a guideline to controlles for distributed refresh timing. For example, a 512Mbit DDR2 SDRAM has 8192 rows resulting in a tREFI of 7,8 µs.


Auto-Refresh Command

Auto-Refresh is used during normal operation of the DDR2 SDRAMs. This command is nonpersistent, so it must be issued each time a refresh is required. The refresh addressing is generated by the internal refresh controller. This makes the address bits "Don't Care" during an Auto-Refresh command. The DDR2 SDRAM requires Auto-Refresh cycles at an average periodic interval of tREFI (maximum).

When $\overline{\text{CS}}$, $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are held low and $\overline{\text{WE}}$ high at the rising edge of the clock, the chip enters the Auto-Refresh mode. All banks of the SDRAM must be precharged and idle for a minimum of the Precharge time (tRP) before the Auto-Refresh Command can be applied. An internal address counter supplies the addresses during the refresh cycle. No control of the external address bus is required once this cycle has started.

When the refresh cycle has completed, all banks of the SDRAM will be in the precharged (idle) state. A delay between the Auto-Refresh Command and the next Activate Command or subsequent Auto-Refresh Command must be greater than or equal to the Auto-Refresh cycle time (tRFC).

To allow for improved efficiency in scheduling and switching between tasks, some flexibility in the absolute refresh interval is provided. A maximum of eight Auto-Refresh commands can be posted to any given DDR2 SDRAM, meaning that the maximum absolute interval between any Auto-Refresh command and the next Auto-Refresh command is 9 * tREFI.








Self-Refresh Command

The Self-Refresh command can be used to retain data, even if the rest of the system is powered down. When in the Self-Refresh mode, the DDR2 SDRAM retains data without external clocking.

The DDR2 SDRAM device has a built-in timer to accommodate Self-Refresh operation. The Self-Refresh Command is defined by having $\overline{\text{CS}}$, $\overline{\text{RAS}}$, $\overline{\text{CAS}}$ and CKE held low with $\overline{\text{WE}}$ high at the rising edge of the clock. ODT must be turned off before issuing Self Refresh command, by either driving ODT pin low or using EMRS command. Once the command is registered, CKE must be held low to keep the device in Self-Refresh mode. When the DDR2 SDRAM has entered Self-Refresh mode, all of the external control signals, except CKE, are disabled. The clock is internally disabled during Self-Refresh Operation to save power. The user may change the external clock frequency or halt the external clock one clock after Self-Refresh entry is registered, however, the clock must be restarted and stable before the device can exit Self-Refresh operation.

Once Self-Refresh Exit command is registered, a delay equal or longer than the tXSNR or tXSRD must be satisfied before a valid command can be issued to the device. CKE must remain high for the entire Self-Refresh exit period (tXSNR or tXSRD) for proper operation. NOP or DESELECT commands must be registered on each positive clock edge during the Self-Refresh exit interval. Since the ODT function is not supported during Self-Refresh operation, ODT has to be turned off before entering Self-Refresh Mode (tAOFD) and can be turned on again when the tXSRD timing is satisfied.



*= Device must be in the "All banks idle" state to entering Self Refresh mode
ODT must be turned off prior to entering Self Refresh mode.
tXSRD has to be satisfied for a Read or a Read with Auto-Precharge command.
tXSNR has to be satisfied for any command except a Read or a Read with Auto-Precharge command.







Power-Down

Power-down is synchronously entered when CKE is registered low along with NOP or Deselect command. No read or write operation may be in progress when CKE goes low. These operations are any of the following: read burst or write burst and recovery. CKE is allowed to go low while any of other operations such as row activation, precharge or autoprecharge, mode register or extended mode register command time, or autorefresh is in progress. The DLL should be in a locked state when power-down is entered. Otherwise DLL should be reset after exiting power-down mode for proper read operation.

If power-down occurs when all banks are precharged, this mode is referred to as *Precharge Power-down*; if power-down occurs when there is a row active in any bank, this mode is referred to as *Active Power-down*. For *Active Power-down* two different power saving modes can be selected within the MRS register, address bit A12. When A12 is set to "low" this mode is referred as "standard active power-down mode" and a fast power-down exit timing defined by the tXARD timing parameter can be used. When A12 is set to "high" this mode is referred as a power saving "low power active power-down mode". This mode takes longer to exit from the power-down mode and the tXARDS timing parameter has to be satisfied.

Entering power-down deactivates the input and output buffers, excluding CK, $\overline{\text{CK}}$, ODT and CKE. Also the DLL is disabled upon entering precharge power-down or slow exit active power-down, but the DLL is kept enabled during fast exit active power-down. In power-down mode, CKE low and a stable clock signal must be maintained at the inputs of the DDR2 SDRAM, and all other input signals are "Don't Care". Power-down duration is limited by 9 times tREFI of the device.

The power-down state is synchronously exited when CKE is registered high (along with a NOP or Deselect command). A valid, executable command can be applied with power-down exit latency, tXP, tXARD or tXARDS, after CKE goes high. Power-down exit latencies are defined in the AC spec table of this data sheet.

Power-Down Entry

Active Power-down mode can be entered after an activate command. Precharge Power-down mode can be entered after a precharge, precharge-all or internal precharge command. It is also allowed to enter power-mode after an Auto-Refresh command or MRS / EMRS command when tMRD is satisfied.

Active Power-down mode entry is prohibited as long as a Read Burst is in progress, meaning CKE should be kept high until the burst operation is finished. Therefore Active Power-Down mode entry after a Read or Read with Auto-Precharge command is allowed after RL + BL/2 is satisfied.

Active Power-down mode entry is prohibited as long as a Write Burst and the internal write recovery is in progress. In case of a write command, active power-down mode entry is allowed when WL + BL/2 + tWTR is satisfied.


In case of a write command with auto-precharge, power-down mode entry is allowed after the internal precharge command has been executed, which is WL + BL/2 + WR starting from the write with auto-precharge command. In case the DDR2 SDRAM enters the *Precharge Power-down* mode.








Active Power-Down Mode Entry and Exit after an Activate Command



Note: Active Power-Down mode exit timing tXARD ("fast exit") or tXARDS ("slow exit") depends on the programmed state in the MRS, address bit A12

Active Power-Down Mode Entry and Exit after an Activate Command: RL = 4 (AL = 1, CL = 3), BL = 4




Note: Active Power-Down mode exit timing tXARD ("fast exit") or tXARDS ("slow exit") depends on the programmed state in the MRS, address bit A12








Active Power-Down Mode Entry and Exit after a Write Burst: WL =2, tWTR = 2, BL = 4



Note: Active Power-Down mode exit timing tXARD ("fast exit") or tXARDS ("slow exit") depends on the programmed state in the MRS, address bit A12

Precharge Power Down Mode Entry and Exit



*) "Precharge" may be an external command or an internal precharge following Write with AP







No Operation Command

The No Operation Command should be used in cases when the SDRAM is in a idle or a wait state. The purpose of the No Operation Command is to prevent the SDRAM from registering any unwanted commands between operations. A No Operation Command is registered when \overline{CS} is low with \overline{RAS} , \overline{CAS} , and \overline{WE} held high at the rising edge of the clock. A No Operation Command will not terminate a previous operation that is still executing, such as a burst read or write cycle.

Deselect Command

The Deselect Command performs the same function as a No Operation Command. Deselect Command occurs when \overline{CS} is brought high, the \overline{RAS} , \overline{CAS} , and \overline{WE} signals become don't care.


Input Clock Frequency Change

During operation the DRAM input clock frequency can be changed under the following conditions:

- a) During Self-Refresh operation
- b) DRAM is in precharged power-down mode and ODT is completely turned off.

The DDR2-SDRAM has to be in precharged power-down mode and idle. ODT must be already turned off and CKE must be at a logic "low" state. After a minimum of two clock cycles after tRP and tAOFD have been satisfied the input clock frequency can be changed. A stable new clock frequency has to be provided, before CKE can be changed to a "high" logic level again. After tXP has been satisfied a DLL RESET command via EMRS has to be issued. During the following DLL re-lock period of 200 clock cycles, ODT must remain off. After the DLL-re-lock period the DRAM is ready to operate with the new clock frequency.

Clock Frequency Change in Precharge Power Down Mode







Command Truth Table

	СК	Œ					BA0				
Function	Previous Cycle	Current Cycle	<u>cs</u>	RAS	RAS CAS		- BAx ⁹	Axx ⁹ -A11	A10	A9-A0	Notes
(Extended) Mode Register Set	Н	Н	L	L	L	L	ВА	С	P Code		1,2
Refresh (REF)	Н	Н	L	L	L	Н	Х	Х	Х	Х	1
Self Refresh Entry	Н	L	L	L	L	Н	Х	Х	Х	Х	1,8
Calf Dafwaala Fuit		н	Н	Х	Х	Х	X	×	x	Х	170
Self Refresh Exit	L	Н	L	Н	Н	Н	^	X	^		1,7,8
Single Bank Precharge	Н	Н	L	L	Н	L	ВА	Х	L	Х	1,2
Precharge all Banks	Н	Н	L	L	Н	L	Х	Х	Н	Х	1
Bank Activate	Н	Н	L	L	Н	Н	ВА	Row Address		ss	1,2
Write	Н	Н	L	Н	L	L	ВА	Column	L	Column	1,2,3
Write with Auto Precharge	Н	Н	L	Н	L	L	ВА	Column	Н	Column	1,2,3
Read	Н	Н	L	Н	L	Н	ВА	Column	L	Column	1,2,3
Read with Auto-Precharge	Н	Н	L	Н	L	Н	ВА	Column	Н	Column	1,2,3
No Operation	Н	Х	L	Н	Н	Н	Х	Х	Х	Х	1
Device Deselect	Н	Х	Н	Х	Х	Х	Х	Х	Х	Х	1
Davies Davie Fater			Н	Х	Х	Х	Х	X		Х	4.4
Power Down Entry	H	L	L	Н	Н	Н	*	\	X		1,4
Davies Davies Fuit	,	Н	Н	Х	Х	Х	Х	X	X	Х	1.4
Power Down Exit	L	Н	L	Н	Н	Н	_ ^	X	Α	_ ^	1,4

NOTE 1 All DDR2 SDRAM commands are defined by states of $\overline{\text{CS}}$, $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$ and CKE at the rising edge of the clock.

NOTE 2 Bank addresses BA0, BA1, BA2 (BA) determine which bank is to be operated upon. For (E)MRS BA selects an (Extended) Mode Register.

NOTE 3 Burst reads or writes at BL=4 cannot be terminated or interrupted. See sections "Reads interrupted by a Read" and "Writes interrupted by a Write" in section 2.6 for details.

NOTE 4 The Power Down Mode does not perform any refresh operations. The duration of Power Down is therefore limited by the refresh requirements outlined in section 2.9

NOTE 5 The state of ODT does not affect the states described in this table. The ODT function is not available during Self Refresh. See section 2.4.4.

NOTE 6 "X" means "H" or "L" (but a defined logic level).

NOTE 7 Self Refresh exit is asynchronous.

NOTE 8 VREF must be maintained during Self Refresh operation.

NOTE 9 BAx and Axx refers to the MSBs of bank addresses and addresses, respectively per device density.



Clock enable (CKE) truth table for synchronous transitions

	C	KE	Command (N) ³		
Current State ²	Previous Cycle ¹ (N-1)	Current Cycle ¹ (N)	RAS, CAS, WE, CS	Action (N) ³	Notes
Power Down	L		X	Maintain Power-Down	11,13,14
Power Down	L	Н	DESELECT or NOP	Power Down Exit	4,8,11,13
Self Refresh	L	L	X	Maintain Self Refresh	11,14,15
Sell hellesil	L	Н	DESELECT or NOP	Self Refresh Exit	4,5,9,15
Bank(s) Active	Н	L	DESELECT or NOP	Active Power Down Entry	4,8,10,11,13
All Banks idle	Н	L	DESELECT or NOP	Precharge Power Down Entry	4,8,10,11,13
All Banks Idle	Н	L	REFRESH Self Refresh Entry		6,9,11,13
	Н	Н	Refer to the	Refer to the Command Truth Table	

- NOTE 1 CKE (N) is the logic state of CKE at clock edge N; CKE (N-1) was the state of CKE at the previous clock edge.
- NOTE 2 Current state is the state of the DDR2 SDRAM immediately prior to clock edge N.
- NOTE 3 COMMAND (N) is the command registered at clock edge N, and ACTION (N) is a result of COMMAND (N).
- NOTE 4 All states and sequences not shown are illegal or reserved unless explicitly described elsewhere in this document.
- NOTE 5 On Self Refresh Exit DESELECT or NOP commands must be issued on every clock edge occurring during the tXSNR period. Read commands may be issued only after tXSRD (200 clocks) is satisfied.
- NOTE 6 Self Refresh mode can only be entered from the All Banks Idle state.
- NOTE 7 Must be a legal command as defined in the Command Truth Table.
- NOTE 8 Valid commands for Power Down Entry and Exit are NOP and DESELECT only.
- NOTE 9 Valid commands for Self Refresh Exit are NOP and DESELECT only.
- NOTE 10 Power Down and Self Refresh can not be entered while Read or Write operations, (Extended) Mode Register Set operations or Precharge operations are in progress. See section Power-down and Self refresh operation for a detailed list of restrictions.
- NOTE 11 tCKEmin of 3 clocks means CKE must be registered on three consecutive positive clock edges. CKE must remain at the valid input level the entire time it takes to achieve the 3 clocks of registration. Thus, after any CKE transition, CKE may not transition from its valid level during the time period of tIS + 2 x tCK + tIH.
- NOTE 12 The state of ODT does not affect the states described in this table. The ODT function is not available during Self Refresh.
- NOTE 13 The Power Down does not perform any refresh operations. The duration of Power Down Mode is therefore limited by the refresh requirements outlined in Refresh command section.
- NOTE 14 "X" means "don't care (including floating around VREF)" in Self Refresh and Power Down. However ODT must be driven HIGH or LOW in Power Down if the ODT function is enabled (Bit A2 or A6 set to "1" in EMR(1)).
- NOTE 15 VREF must be maintained during Self Refresh operation.

DM truth table

Name (Functional)	DM	DQs	Note						
Write enable	L	Valid	1						
Write inhibit	Н	X	1						
NOTE 1 Used to mask	NOTE 1 Used to mask write data, provided coincident with the corresponding data.								







Absolute maximum DC ratings

Symbol	Parameter	Rating	Units	Notes
VDD	Voltage on VDD pin relative to VSS	-1.0 V ~ 2.3 V	٧	1,3
VDDQ	Voltage on VDDQ pin relative to VSS	-0.5 V ~ 2.3V	V	1,3
VDDL	Voltage on VDDL pin relative to VSS	-0.5 V ~ 2.3V	٧	1,3
VIN, VOUT	Voltage on any pin relative to VSS	-0.5 V ~ 2.3V	V	1
TSTG	Storage Temperature	-55 to +150	С	1,2

NOTE 1 Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability

NOTE 2 Storage Temperature is the case surface temperature on the center/top side of the DRAM. For the measurement conditions, please refer to JESD51-2 standard.

NOTE 3 When VDD and VDDQ and VDDL are less than 500 mV, Vref may be equal to or less than 300 mV.

AC & DC operating conditions

Operation or timing that is not specified is illegal, and after such an event, in order to guarantee proper operation, the DRAM must be powered down and then restarted through the speechified initialization sequence before normal operation can continue.

Recommended DC operating conditions (SSTL_1.8)

Cumbal	Parameter		Rating	Units	Notes		
Symbol	Farameter	Min.	Тур.	Max.	Offilis	INOIES	
VDD	Supply Voltage	1.7	1.8	1.9	V	1	
VDDL	Supply Voltage for DLL	1.7	1.8	1.9	V	5	
VDDQ	Supply Voltage for Output	1.7	1.8	1.9	V	1,5	
VREF	Input Reference Voltage	0.49 x VDDQ	0.50 x VDDQ	0.51 x VDDQ	mV	2,3	
VTT	Termination Voltage	VREF - 0.04	VREF	VREF + 0.04	V	4	

NOTE 1 There is no specific device VDD supply voltage requirement for SSTL_18 compliance. However under all conditions VDDQ must be less than or equal to VDD.

NOTE 2 The value of VREF may be selected by the user to provide optimum noise margin in the system. Typically the value of VREF is expected to be about 0.5 x VDDQ of the transmitting device and VREF is expected to track variations in VDDQ.

NOTE 3 Peak to peak ac noise on VREF may not exceed +/-2 % VREF(dc).

NOTE 4 VTT of transmitting device must track VREF of receiving device.

NOTE 5 VDDQ tracks with VDD, VDDL tracks with VDD. AC parameters are measured with VDD, VDDQ and VDDDL tied together

Measurement Definition for VM: Measure voltage (VM) at test pin (midpoint) with no load.

$$VM = \left(\frac{2 \times VM}{VDDQ} - 1\right) \times 100\%$$





Input DC logic level

Symbol	Parameter	Min.	Max.	Units	Notes
V _{IH} (dc)	DC input logic HIGH	V _{REF} + 0.125	$V_{DDQ} + 0.3$	V	
V _{IL} (dc)	DC input logic LOW	-0.3	V _{REF} - 0.125	V	

Input AC logic level

Symbol Parameter		DDR2-667	,800,1066	Unit
Syllibol	i di dilictoi	Min	Max	Onne
V _{IH} (dc)	AC input logic HIGH	V _{REF} + 0.200	$V_{DDQ} + V_{PEAK}$	٧
V _{IL} (dc)	AC input logic LOW	V _{SSQ} - V _{PEAK}	V _{REF} - 0.200	٧


AC input test conditions

Symbol	Condition	Value	Units	Notes
V_{REF}	Input reference voltage	$0.5 \times V_{DDQ}$	V	1
V _{SWING (MAX)}	V _{SWING (MAX)} Input signal maximum peak to peak swing		V	1
SLEW	Input signal minimum slew rate	1.0	V/ns	2,3

NOTE 1 Input waveform timing is referenced to the input signal crossing through the V_{IH/IL(AC)} level applied to the device under test.

NOTE 2 The input signal minimum slew rate is to be maintained over the range from V_{REF} to $V_{IH(ac)}$ min for rising edges and the range from V_{REF} to $V_{IL(ac)}$ max for falling edges as shown in the below figure.

NOTE 3 AC timings are referenced with input waveforms switching from $V_{IL(ac)}$ to $V_{IH(ac)}$ on the positive transitions and $V_{IH(ac)}$ to $V_{IL(ac)}$ on the negative transitions.



AC input test signal waveform








AC & DC operating conditions (cont'd)

Differential input AC logic level

Symbol	Parameter	DDR2-	667,800	DDR2-1066		l lmit	Notes
	Faranietei	Min	Max	Min	Max	Unit	Notes
VID(ac)	ac differential input voltage	0.5	VDDQ	0.5	VDDQ+0.6	V	1
VIX(ac)	ac differential crosspoint voltage	0.5xVDDQ -0.175	0.5xVDDQ +0.175	0.5xVDDQ -0.175	0.5xVDDQ +0.175	٧	2



NOTE 1 VID(AC) specifies the input differential voltage |VTR -VCP | required for switching, where VTR is the true input signal (such as CK, DQS, LDQS or UDQS) and VCP is the complementary input signal (such as CK, DQS, LDQS or UDQS). The minimum value is equal to VIH(AC) - VIL(AC). NOTE 2 The typical value of VIX(AC) is expected to be about 0.5 x VDDQ of the transmitting device and VIX(AC) is expected to track variations in VDDQ. VIX(AC) indicates the voltage at which differential input signals must cross.


Differential signal levels

Differential AC output parameters

Symbol	Parameter	Min.	Max.	Units	Notes
VOX(ac)	ac differential crosspoint voltage	0.5xVDDQ-0.125	0.5xVDDQ+0.125	٧	1

NOTE 1 The typical value of VOX(AC) is expected to be about 0.5 x VDDQ of the transmitting device and VOX(AC) is expected to track variations in VDDQ . VOX(AC) indicates the voltage at which differential output signals must cross.

Overshoot/undershoot specification



AC overshoot/undershoot specification for address and control pins: A0-A15, BA0-BA2, $\overline{\text{CS}}$, $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$, CKE, ODT








Parameter	DDR2-677	DDR2-800	DDR2-1066	Unit
Maximum peak amplitude allowed for overshoot area	0.5(0.9)1	0.5(0.9)1	0.5(0.9) ¹	٧
Maximum peak amplitude allowed for undershoot area	0.5(0.9) ¹	0.5(0.9) ¹	0.5(0.9) ¹	V
Maximum overshoot area above VDDQ	0.8	0.66	0.5	V-ns
Maximum overshoot area below VDDQ	0.8	0.66	0.5	V-ns

NOTE 1 The maximum requirements for peak amplitude were reduced from 0.9V to 0.5V. Register vendor data sheets will specify the maximum over/undershoot induced in specific RDIMM applications. DRAM vendor data sheets will also specify the maximum overshoot/undershoot that their DRAM can tolerate. This will allow the RDIMM supplier to understand whether the DRAM can tolerate the overshoot that the register will induce in the specific RDIMM application.

AC overshoot/undershoot specification for clock, data, strobe, and mask pins: DQ, (U/L/R)DQS, (U/L/R)DQS, DM, CK, CK

Parameter	DDR2-677	DDR2-800	DDR2-1066	Unit
Maximum peak amplitude allowed for overshoot area	0.5	0.5	0.5	V
Maximum peak amplitude allowed for undershoot area	0.5	0.5	0.5	V
Maximum overshoot area above VDDQ	0.23	0.23	0.19	V.ns
Maximum overshoot area below VDDQ	0.23	0.23	0.19	V.ns



AC overshoot and undershoot definition for definition for clock, data, strobe, and mask pins

Power and ground clamps are required on the following input only pins:

a) BA0 – BAx

e) WE

b) A0 - Axx

f) CS

c) CAS

g) ODT

d) RAS

h) CKE



AC & DC operating conditions (cont'd)

V-I characteristics for input-only pins with clamps

Voltage across Clamp (V)	Minimum Power Clamp Current (mA)	Minimum Ground Clamp Current (mA)
0.0	0	0
0.1	0	0
0.2	0	0
0.3	0	0
0.4	0	0
0.5	0	0
0.6	0	0
0.7	0	0
0.8	0.1	0.1
0.9	1.0	1.0
1.0	2.5	2.5
1.1	4.7	4.7
1.2	6.8	6.8
1.3	9.1	9.1
1.4	11.0	11.0
1.5	13.5	13.5
1.6	16.0	16.0
1.7	18.2	18.2
1.8	21.0	21.0

Output buffer characteristics

Output AC test conditions

Symbol Parameter		SSTL_18	Units	Notes
VOTR	Output Timing Measurement Reference Level	0.5 x VDDQ	٧	1
NOTE 1 Th	e VDDQ of the device under test is referenced.			

Output DC current drive

Symbol	Parameter	SSTL_18	Units	Notes
IOH (dc)	Output Minimum Source DC Current	-13.4	mA	1,3,4
IOL (dc)	Output Minimum Sink DC Current	13.4	Ма	2,3,4

NOTE 1 VDDQ = 1.7V; VOUT = 1420mV. (VOUT - VDDQ) / IOH must be less than 21 for values of VOUT between VDDQ and VDDQ – 280mV.

NOTE 2 $\mbox{VDDQ} = 1.7\mbox{V}$, $\mbox{VOUT} = 280\mbox{mV}$. \mbox{VOUT} / \mbox{IOL} must be less than 21 for values of VOUT between 0V and 280 mV.

NOTE 3 The dc value of VREF applied to the receiving device is set to VTT

NOTE 4 The values of IOH(dc) and IOL(dc) are based on the condirions given in NOTE1 and 2. They are used to test device drive current capability to ensure VIH min plus a noise margin and VIL max minus a noise margin are delivered to an SSTL_18 receiver. The actual current values are derived by shifting the desired driver operating point (see Section 3.3 of JESD8-15A) along a 21 load line to define a convenient driver current for measurement.





Table 1. Full Strength Default Pulldown Driver Characteristics

	Pulldown Current (mA)								
Voltage (V)	Minimum (23.4 ohms)	Nominal Default Low (18 ohms)	Nominal Default High (18 ohms)	Maximum (12.6 ohms)					
0.2	8.5	11.3	11.8	15.9					
0.3	12.1	16.5	16.8	23.8					
0.4	14.7	21.2	22.1	31.8					
0.5	16.4	25.0	27.6	39.7					
0.6	17.8	28.3	32.4	47.7					
0.7	18.6	30.9	36.9	55.0					
0.8	19.0	33.0	40.9	62.3					
0.9	19.3	34.5	44.6	69.4					
1.0	19.7	35.5	47.7	75.3					
1.1	19.9	36.1	50.4	80.5					
1.2	20.0	36.6	52.6	84.6					
1.3	20.1	36.9	54.2	87.7					
1.4	20.2	37.1	55.9	90.8					
1.5	20.3	37.4	57.1	92.9					
1.6	20.4	37.6	58.4	94.9					
1.7	20.6	37.7	59.6	97.0					
1.8		37.9	60.9	99.1					
1.9				101.1					

Figure 1. DDR2 Default Pulldown Characteristics for Full Strength Driver











Table 2. Full Strength Default Pullup Driver Characteristics

	Pullup Current (mA)								
Voltage (V)	Minimum (23.4 ohms)	Nominal Default Low (18 ohms)	Nominal Default High (18 ohms)	Maximum (12.6 ohms)					
0.2	-8.5	-11.1	-11.8	-15.9					
0.3	-12.1	-16.0	-17.0	-23.8					
0.4	-14.7	-20.3	-22.2	-31.8					
0.5	-16.4	-24.0	-27.5	-39.7					
0.6	-17.8	-27.2	-32.4	-47.7					
0.7	-18.6	-29.8	-36.9	-55.0					
0.8	-19.0	-31.9	-40.8	-62.3					
0.9	-19.3	-33.4	-44.5	-69.4					
1.0	-19.7	-34.6	-47.7	-75.3					
1.1	-19.9	-35.5	-50.4	-80.5					
1.2	-20.0	-36.2	-52.5	-84.6					
1.3	-20.1	-36.8	-54.2	-87.7					
1.4	-20.2	-37.2	-55.9	-90.8					
1.5	-20.3	-37.7	-57.1	-92.9					
1.6	-20.4	-38.0	-58.4	-94.9					
1.7	-20.6	-38.4	-59.6	-97.0					
1.8		-36.6	-60.8	-99.1					
1.9				-101.1					

Figure 2. DDR2 Default Pullup Characteristics for Full Strength Output Driver





DDR2 SDRAM Default Output Driver V-I Characteristics

DDR2 SDRAM output driver characteristics are defined for full strength default operation as selected by the EMRS1 bits A7 -A9 = '111'. Figures 1 and 2 show the driver characteristics graphically, and tables 1 and 2 show the same data in tabular format suitable for input into simulation tools. The driver characteristics evaluation conditions are:

Nominal Default 25°C (Tcase), VDDQ = 1.8V, typical process Minimum 85°C (Tcase),

VDDQ = 1.7 V, slow - slow process Maximum 0°C (Tcase), VDDQ = 1.9V, fast - fast process

Default Output Driver Characteristic Curves Notes:

- 1) The full variation in driver current from minimum to maximum process, temperature, and voltage will lie within the outer bounding lines of the V-I curve of figures 1 and 2.
- 2) It is recommended that the "typical" IBIS V-I curve lie within the inner bounding lines of the V-I curves of figures 1 and 2.

Table 3. Full Strength Calibrated Pulldown Driver Characteristics

	Calibrated Pulldown Current (mA)									
Voltage (V)	Nominal Minimum (21 ohms)	Nominal Low (18.75 ohms)	Nominal (18 ohms)	Nominal High (17.2 ohms)	Nominal Maximum (15 ohms)					
0.2	9.5	10.7	11.5	11.8	13.3					
0.3	14.3	16.0	16.6	17.4	20.0					
0.4	18.7	21.0	21.6	23.0	27.0					

Table 4. Full Strength Calibrated Pullup Driver Characteristics

	Calibrated Pullup Current (mA)									
Voltage (V)	Nominal Minimum (21 ohms)	Nominal Low (18.75 ohms)	Nominal (18 ohms)	Nominal High (17.2 ohms)	Nominal Maximum (15 ohms)					
0.2	-9.5	-10.7	-11.4	-11.8	-13.3					
0.3	-14.3	-16.0	-16.5	-17.4	-20.0					
0.4	-18.7	-21.0	-21.2	-23.0	-27.0					



DDR2 SDRAM Calibrated Output Driver V-I Characteristics

Tables 3 and 4 show the datain tabular format suitable for input into simulation tools. The nominal points represent a device at exactly 18 ohms. The nominal low and nominal high values represent the range that can be achieved with a maximum 1.5 ohm step size with no calibration error at the exact nominal conditions only (i.e. perfect calibration procedure, 1.5 ohm maximum step size guaranteed by specification). Real system calibration error needs to be added to these values.

It must be understood that these V-I curves as represented here or in supplier IBIS models need to be adjusted to a wider range as a result of any system calibration error. Since this is a system specific phenomena, it cannot be quantified here. The values in the calibrated tables represent just the DRAM portion of uncertainty while looking at one DQ only. If the calibration procedure is used, it is possible to cause the device to operate outside the bounds of the default device characteristics tables and figures.

In such a situation, the timing parameters in the specification cannot be guaranteed. It is solely up to the system application to ensure that the device is calibrated between the minimum and maximum default values at all times. If this can't be guaranteed by the system calibration procedure, re-calibration policy, and uncertainty with DQ to DQ variation, then it is recommended that only the default values be used.

The nominal maximum and minimum values represent the change in impedance from nominal low and high as a result of voltage and temperature change from the nominal condition to the maximum and minimum conditions. If calibrated at an extreme condition, the amount of variation could be as much as from the nominal minimum to the nominal maximum or vice versa. The driver characteristics evaluation conditions are:

Nominal 25°C (T case), VDDQ = 1.8 V, typical process

Nominal Low and Nominal High 25°C (T case), VDDQ = 1.8 V, any process Nominal Minimum 85°C (T

case), VDDQ = 1.7 V, any process

Nominal Maximum 0°C (T case), VDDQ = 1.9 V, any process



IDD Specifications for DDR2-667/-800/-1066

(IDD values for -40°C <= Tc <= 95°C, V_{DDQ} =1.8 $V_{\underline{+}}$ 0.1V, V_{DD} =1.8 $\underline{+}$ 0.1V)

Symbol	Parameter/Condition	I/O	-3 DDR2-667	-25 DDR2-800	-18 DDR2-1066	Unit	Notes
IDDa	On a mating of Ones at	x8	60	65	70	4	4.0
IDD0	Operating Current	x16	75	80	85	mA	1,2
IDD1	Operating Current	x8	70	75	80	mA	1,2
וטטו	Operating Current	x16	95	100	105	IIIA	1,2
IDD2P	Precharge Power-Down Current	All	12	12	12	mA	1,2
IDD2N	Precharge Standby Current	All	40	45	50	mA	1,2
IDD2Q	Precharge Quiet Standby Current	All	40	45	50	mA	1,2
	Active Power Down	x8	21	25	25	Л	1.0
IDD3P	Standby Current MRS(12)=0	x16	26	32	32	mA	1,2
וטטטר	Active Power Down Standby Current	x8	23	27	27	mA	1,2
	MRS(12)=1	x16	28	34	34	mA	1,2
IDD3N	Active Standby Current	x8	50	55	60	mA	1,2
IDDSN	Active Standby Current	x16	55	60	65	IIIA	1,2
IDD4R	Operating Current Burst	x8	140	160	190	mA	1,2
IDD4N	Read	x16	190	220	260	IIIA	1,2
IDD4W	Operating Current Burst	x8	140	160	190	mA	1,2
100444	Write	x16	190	220	260	ША	1,2
IDD5B	Auto-Refresh Current	x8	140	145	150	mA	1,2
10036	(tRFCmin)	x16	145	150	155	ША	1,2
IDD5D	Auto-Refresh Current (tREFI)	All	14	14	14	mA	1,2
IDD6	Self-Refresh Current for Standard products	All	14	14	14	mA	1,2
IDD7	Operating Current	x8	150	170	180	m A	1
IDD7	Operating Current	x16	220	240	250	mA	

Note:

The IDD values must be derated when Tc>95°C, please contact manufacturer for further detail.







IDD specification parameters and test conditions

(IDD values are for full operating range of Voltage and Temperature, Notes 1 - 6)

Symbol			Conditions	Max	Units	Notes
NOTE 2 I NOTE 3 I NOTE 4 I all combina NOTE 5 F	nput slew rate is sp DD parameters are Data bus consists of tions of EMRS bits 1	ecified speci f DQ, 0 and	ted after device is properly initialized. d by AC Parameter Test Condition fied with ODT disabled DM, DQS, DQS, RDQS, RDQS, LDQS, LDQS, UDQS 11 tCK in the Conditions should be interpreted as tCK(avg) Vin ≤ VILAC (max) Vin ≥ VIHAC (min) inputs stable at a HIGH or LOW level inputs at VREF = VDDQ/2 inputs changing between HIGH and LOW every oth for address and control signals, and inputs changin data transfer (once per clock) for DQ signals not ince	ner clock cycl g between H	le (once per IGH and LO	two clocks)

IDD testing parameters

For purposes of IDD testing, the parameters in the IDD testing parameters table are to be untilized.

IDD testing parameters

Speed	DDR2-1066	6 DDR2-800		DDR	2-667	Unit
Bin(CL-tRCD-tRP)	7-7-7	5-5-5	6-6-6	4-4-4	5-5-5	
CL(IDD)	7	5	6	4	5	tCK
tRCD(IDD)	13.125	12.5	15	12	15	ns
tRC(IDD)	58.125	57.5	60	57	60	ns
tRRD(IDD)-1KB	7.5	7.5	7.5	7.5	7.5	ns
tRRD(IDD)-2KB	10	10	10	10	10	ns
tFAW(IDD)-1KB	35	35	35	37.5	37.5	ns
tFAW(IDD)-2KB	45	45	45	50	50	ns
tCK(IDD)	1.875	2.5	2.5	3	3	ns
tRASmin(IDD)	45	45	45	45	45	ns
tRASmax(IDD)	70000	70000	70000	70000	70000	ns
tRP(IDD)	13.125	12.5	15	12	15	ns
tRFC(IDD)-1Gb	127.5	127.5	127.5	127.5	127.5	ns







AC & DC operating conditions(cont'd)

Detailed IDD7

The detailed timings are shown below for IDD7. Changes will be required if timing parameter changes are made to the specification. Legend: A = Active; RA = Read with Autoprecharge; D = Deselect

IDD7: Operating Current: All Bank Interleave Read operation

All banks are being interleaved at minimum tRC(IDD) without violating tRRD(IDD) and tFAW(IDD) using a burst length of 4. Control and address bus inputs are STABLE during DESELECTs. IOUT = 0 mA

Timing Patterns for x8 devices

- -DDR2-667 all bins: A0 RA0 D A1 RA1 D A2 RA2 D A3 RA3 D D A4 RA4 D A5 RA5 D A6 RA6 D A7 RA7 D D
- -DDR2-800 all bins: A0 RA0 D A1 RA1 D A2 RA2 D A3 RA3 D D D A4 RA4 D A5 RA5 D A6 RA6 D A7 RA7 D D D
- -DDR2-1066 all bins: A0 RA0 D D A1 RA1 D D A2 RA2 D D A3 RA3 D D D D D A4 RA4 D D A5 RA5 D D A6 RA6 D D A7 RA7 D D D D D

Timing Pattern for x16 devices

- -DDR2-667 all bins: A0 RA0 D D A1 RA1 D D A2 RA2 D D A3 RA3 D D D A4 RA4 D D A5 RA5 D D A6 RA6 D D A7 RA7 D D D
- -DDR2-800 all bins: A0 RA0 D D A1 RA1 D D A2 RA2 D D A3 RA3 D D D D A4 RA4 D D A5 RA5 D D A6 RA6 D D A7 RA7 D D D D
- -DDR2-1066 all bins: A0 RA0 D D D D A1 RA1 D D D D A2 RA2 D D D D A3 RA3 D D D D A4 RA4 D D D D A5 RA5 D D D D A6 RA6 D D D D A7 RA7 D D D D

Input/output capacitance

Parameter		DDR	2-667	DDR	2-800	DDR2	-1066	Units
		Min	Max	Min	Max	Min	Max	
Input capacitance, CK and CK	CCK	1.0	2.0	1.0	2.0	1.0	2.0	pF
Input capacitance delta, CK and CK	CDCK	Х	0.25	Х	0.25	Х	0.25	рF
Input capacitance, all other input-only pins	CI	1.0	2.0	1.0	1.75	1.0	1.75	рF
Input capacitance delta, all other input-only pins	CDI	Х	0.25	Х	0.25	Х	0.25	pF
Input/output capacitance, DQ, DM, DQS, DQS	CIO	2.5	3.5	2.5	3.5	2.5	3.5	pF
Input/output capacitance delta, DQ, DM, DQS, DQS	CDIO	Х	0.5	Х	0.5	Х	0.5	pF



BEYOND LIMITS



AC Characteristics (AC operating conditions unless otherwise noted)

Parameter		Symbol	(DDR2	2-667)	(DDR2	-800)	(DDR2	-1066)	Unit	Note
			Min	Max	Min	Max	Min	Max	J	
Row Cycle Time		t _{RC}	60	-	57.5	-	58.125	-	ns	
Auto Refresh Row Cycle Time		t _{RFC}	195	-	195	-	195	-	ns	11
Row Active Time		t _{RAS}	45	70K	45	70K	45	70K	ns	21
Row Address Address Delay		t _{RCD}	15	-	12.5	-	13.125	-	ns	20
Row Active to	Row Active Delay (x8)	t _{RRD}	7.5	-	7.5	-	7.5	-	ns	
Row Active to	Row Active Delay (x16)	t _{RRD}	10	-	10	-	10	-	ns	
Four Activate Window (x8)		t _{FAW}	37.5	-	35	-	35	-	ns	
Four Activate Window (x16)		t _{FAW}	50	-	45	-	45	-	ns	
Column Address to Column Address Delay		t _{CCD}	2	-	2	-	2	-	CLK	
Row Precharg	Row Precharge Time		15	-	12.5	-	13.125	-	ns	
Write Recover	Write Recovery Time		15	-	15	-	15	-	ns	
Auto Precharge Write Recovery + Precharge Time		t _{DAL}	t _{WR} +t _{RP}	-	t _{WR} +t _{RP}	-	t _{WR} +t _{RP}	-	ns	12
	CAS Latency = 3	t _{OK}	5	8	-	-	-	-	ns	2
	CAS Latency = 4		3.75	8	3.75	8	3.75	7.5	ns	2
System Clock Cycle Time	CAS Latency = 5		3	8	2.5	8	3	7.5	ns	2
	CAS Latency = 6		-	-	2.5	8	2.5	7.5	ns	2
	CAS Latency = 7		-	-	-	-	1.875	7.5	ns	2
Clock High Le	vel Width	t _{CH}	0.48	0.52	0.48	0.52	0.48	0.52	CLK	
Clock Low Lev	Clock Low Level Width		0.48	0.52	0.48	0.52	0.48	0.52	CLK	
Data-Out edge to Clock edge Skew		t _{AC}	-0.45	0.45	-0.40	0.40	-0.35	0.35	ns	
DQS-Out edge to Clock edge Skew		t _{DQSCK}	-0.40	0.40	-0.35	0.35	-0.325	0.325	ns	
DQS-Out edge to Data-Out edge Skew		t _{DQSQ}	-	0.24	-	0.20	-	0.175	ns	
Data-Out hold time from DQS		t _{QH}	t _{HPmin} -t _{QHS}	-	t _{HPmin} -t _{QHS}	-	t _{HPmin} -t _{QHS}	-	ns	
Data hold ske	w factor	t _{QHS}	-	340	ı	300	-	250	ps	



BEYOND LIMITS



Parameter	Symbol	(DDR2-667)		(DDR2-800)		(DDR2-1066)		Unit	Note
T diamotor	Cymbol	Min	Max	Min	Max	Min	Max	O.I.I.	11010
Clock Half Period	t _{HP}	t _{CH/L} min	-	t _{CH/L} min	-	t _{CH/L} min	-	ns	5
Input Setup Time (fast slew rate)	t _{IS}	200	-	175	-	125	-	ps	15,17
Input Hold Time (fast slew rate)	t _{IH}	275	-	250	-	200	-	ps	15,17
Input Pulse Width	t _{IPW}	0.60	-	0.60	-	0.60	-	CLK	
Write DQS High Level Width	t _{DQSH}	0.35		0.35		0.35		CLK	
Write DQS Low Level Width	t _{DQSL}	0.35		0.35		0.35		CLK	
CLK to First Rising edge of DQS-In	t _{DQSS}	-0.25 ^t ск	+0.25 [†] ск	-0.25 ^t ск	+0.25 ^t CK	-0.25 ^t CK	+0.25 ^t cK	CLK	
Data-In Setup Time to DQS-In (DQ & DM)	t _{DS} (base)	100	-	50	-	0	-	ps	16,17, 18
Data-in Hold Time to DQS-In (DQ & DM)	t _{DH} (base)	175	-	125	-	75	-	ps	16,17, 18
DQS falling edge to CLK rising Setup Time	t _{DSS}	0.2	-	0.2	-	0.2	-	CLK	
DQS falling edge from CLK rising Hold Time	t _{DSH}	0.2	-	0.2	-	0.2	-	CLK	
DQ & DM Input Pulse Width	t _{DIPW}	0.35	ı	0.35	-	0.35	-	CLK	
Read DQS Preamble Time	t _{RPRE}	0.9	1.1	0.9	1.1	0.9	1.1	CLK	
Read DQS Postamble Time	t _{RPST}	0.4	0.6	0.4	0.6	0.4	0.6	CLK	
Write DQS Preamble Time	t _{WPRE}	0.35	-	0.35	-	0.35	-	CLK	10
Write DQS Postamble Time	t _{WPST}	0.4	0.6	0.4	0.6	0.4	0.6	CLK	10
Internal read to precharge command delay	t _{RTP}	7.5	-	7.5	-	7.5	-	ns	
Internal write to read command delay	t _{WTR}	7.5	-	7.5	-	7.5	-	ns	13
Data out high impedance time from CLK/CLK	t _{HZ}	-	t _{AC} (max)	-	t _{AC} (max)	-	t _{AC} (max)	ns	7
DQS/DQS low impedance time from CLK/CLK	t _{LZ(DQS)}	t _{AC} (min)	t _{AC} (max)	t _{AC} (min)	t _{AC} (max)	t _{AC} (min)	t _{AC} (max)	ns	7
DQ low impedance time from CLK/CLK	t _{LZ(DQ)}	2*t _{AC} (min)	t _{AC} (max)	2*t _{AC} (min)	t _{AC} (max)	2xt _{AC} (min)	t _{AC} (max)	ns	7
Mode Register Set Delay	t _{MRD}	2	-	2	-	2	-	CLK	9
MRS command to ODT update delay	t _{MOD}	0	12	0	12	0	12	ns	



BEYOND LIMITS



Parameter	Symbol	(DDR	2-667)	(DDR	2-800)	(DDR2	2-1066)	Unit	Note
	 	Min	Max	Min	Max	Min	Max]	Note
Exit Self Refresh to Non- Read Command	t _{XSNR}	t _{RFC} +10	-	t _{RFC} +10	-	t _{RFC} +10	-	ns	19
Exit Self Refresh to Read Command	t _{XSRD}	200	-	200	-	200	-	CLK	
Exit Precharge Power Down to any non-Read Command	t _{XP}	2	-	2	-	3	-	CLK	14
Exit Active Power Down to Read Command	t _{XARD}	2	-	2	-	3	-	CLK	
Exit Active Power Down to Read Command (Slow exit, Lower Power)	t _{XARDS}	7-AL	-	8-AL	-	10-AL	-	CLK	
Minimum time clocks re- mains ON after CKE asyn- chronously drops LOW	t _{Delay}	tIS+tCK +tIH		tIS+tCK +tIH		tIS+tCK +tIH		ns	
CKE minimum high and low pulse width	t _{CKE}	3	-	3	-	3	-	CLK	
Average Periodic Refresh Interval Industrial Tc = -40°C to +95°C High Temperature Tc = -40°C to +105°C X-Temp of Extreme Temperature Tc = -40°C to +125°C Y-Temp of Extreme Temperature Tc = -40°C to +105°C	t _{REFI}	-	7.8	-	7.8	-	7.8	us	18
Average Periodic Refresh Interval Y-Temp of Extreme Temperature +105°C < Tc ≤ +125°C	t _{REFI}	-	3.9	-	3.9	-	3.9	us	18
Period Jitter	t _{JITPER}	-125	125	-100	100	-90	90	ps	22
Duty Cycle Jitter	t _{JITDTY}	-125	125	-100	100	-75	75	ps	22
Cycle to Cycle	t _{JITCC}	-250	250	-200	200	-180	180	ps	22
Cumulative error, 2 cycles	t _{ERR(2PER)}	-175	175	-150	150	-132	132	ps	22
Cumulative error, 3 cycles	t _{ERR(3PER)}	-225	225	-175	175	-157	157	ps	22
Cumulative error, 4 cycles	t _{ERR(4PER)}	-250	250	-200	200	-175	175	ps	22
Cumulative error, 5 cycles	t _{ERR(5PER)}	-250	250	-200	200	-188	188	ps	22
Cumulative error, 6-10 cycles	t _{ERR} (6-10PER)	-350	350	-300	300	-250	250	ps	22
Cumulative error, 11-50cycles	t _{ERR} (11-50PER)	-450	450	-450	450	-425	425	ps	22







Notes for Electrical Characteristics & AC Timing

- Input slew rate is 1 V/ns and AC timings are guarantedd for linear signal transitions. For other slew rates see the derating tables on the next pages.
- The CK / CK input reference level (for timing reference to CK / CK) is the point at which CK and CK cross: the DQS / DQS input reference level is the crosspoint when in differential strobe mode; the input reference level for signals other than CK / CK, or DQS / DQS is VREF
- Inputs are not recognized as valid until VREF stabilizes. During the period before VREF stabilizes, CKE = 0.2 x VDDQ is recognized as LOW.
- 4. The output timing reference voltage level is VTT.
- 5. Min (tCL, tCH) refers to the smaller of the actual clock low time and the actual clock high time as provided to the device (i.e. this value can be greater than the minimum specification limits for tCL and tCH.
- 6. For input frequency change during DRAM operation.
- 7. tHZ and tLZ transitions occur in the same access time windows as valid data transitions. These parameters are not referred to a specific voltage level, but specify when the device is no longer driving (HZ), or begins driving (LZ).
- 8. These parameters guarantee device timing, but they are not necessarily tested on each device.
- 9. The specific requirement is that DQS and DQS be valid (HIGH, LOW, or some point on a valid transition) on or before this CK edge. A valid transition is defined as monotonic and meeting the input slew rate specifications of the device. When no writes were previously in progress on the bus, DQS will be transitioning from Hi-Z to logic LOW. If a previous write was in progress, DQS could be HIGH, LOW, or transitioning from HIGH to LOW at this time, depending on tDQSS. When programmed in differential strobe mode, DQS is always the logic complement of DQS except when both are in high-Z.
- 10. The maximum limit for this parameter is not a device limit. The device operates with a greater value for this parameter, but system performance (bus turnaround) degrades accordingly.
- 11. A maximum of eight Auto-Refresh commands can be posted to any given DDR2 SDRAM device. (Note: tRFC depends on DRAM density)
- 12. For each of the terms, if not already an integer, round to the next highest integer. tCK refers to the application clock period. WR refers to the WR parameter stored in the MRS.
- 13. tWTR is at least two clocks independent of operation frequency.
- 14. User can choose two different active power-down modes for additional power saving via MRS address bit A12. In "standard active power-down mode" (MRS, A12 = "0") a fast power-down exit timing tXARD can be used. In "low active power-down mode" (MRS, A12 = "1") a slow power-down exit timing tXARDS has to be satisfied.
- 15. Timings are guaranteed with command / address input slew rate of 1.0 V/ns.
- 16. Timings are guaranteed with data / mask input slew rate of 1.0 V/ns.
- 17. Timings are guaranteed with CK / CK differential slew rate 2.0 V/ns, and DQS / DQS (and RDQS / RDQS) differential slew rate 2.0 V/ns in differential strobe mode.
- 18. If refresh timing or tDS / tDH is violated, data corruption may occur and the data must be re-written with valid data before a valid READ can be executed.
- 19. In all circumstances, tXSNR can be satisfied using tXSNR = tRFC + 10 ns.
- 20. The tRCD timing parameter is valid for both activate command to read or write command with and without Auto-Pre-charge. Therefore a separate parameter tRAP for activate command to read or write command with Auto-Precharge is not necessary anymore.
- 21. tRAS(max) is calculated from the maximum amount of time a DDR2 device can operate without a Refresh command which is equal to 9 * tREFI.








Reference Loads, Slew Rates and Slew Rate Derating

Reference Load for Timing Measurements

The figure represents the timing reference load used in defining the relevant timing parameters of the device. It is not intended to either a precise representation of the typical system environment nor a depiction of the actual load presented by a production tester. System designers will use IBIS or other simulation tools to correlate the timing reference load to a system environment. This load circuit is also used for output slew rate measurements.




Note: The output timing reference voltage level for single ended signals is the crosspoint with VTT. The output timing reference voltage level for differential signals is the crosspoint of the true (e.g. DQS) and the complement (e.g. DQS) signal.

Slew Rate Measurements

Output Slew Rate

Output slew rate is characterized under the test conditions as shown in the figure below



Output slew rate for falling and rising edges is measured between VTT - 250 mV and VTT + 250 mV for single ended signals. For differential signals (e.g. DQS - \overline{DQS}) output slew rate is measured between DQS - DQS = - 500 mV and DQS - \overline{DQS} = + 500 mV. Output slew rate is guaranteed by design, but is not necessarily tested on each device.

Input Slew Rate

Input slew for single ended signals is measured from DC-level to AC-level from VREF to VIH(AC), min for rising and from VREF to VIL(AC), min or falling edges.

For differential signals (e.g. CK - CK) slew rate for rising edges is measured from CK - CK = -250 mV to


CK - $\overline{\text{CK}}$ = +500 mV (250 mV to -500 mV for falling edges). Test conditions are the same as for timing measurements.







Package Dimension (x8) 60-Ball Fine Pitch Ball Grid Array Outline








Package Dimension (x16)

84-Ball Fine Pitch Ball Grid Array Outline









Revision History

Rev	History	Release Date	Remark
0.1	Initial release	Oct. 2014	
0.2	Include IME1G(08/16)D2DEBG-25R into the Datasheet	Oct. 2014	
0.3	Revise the Operating Temperature Option - Update the Part Number Decoder - Update the Temperature Option	Dec. 2014	
1.0	Revise the IDD Specifications - Add IDD for operating speed at DDR2-667, 800 and 1066 Remove option for operating speed at DDR2-800 CL6 (-25R) and DDR2-533 Updated the Double refresh rate requirement	Sep. 2015	
2.0	Add Note to the IDD Specification	Apr. 2016	
3.0	Remove feature of Asynchronous CKE Low Event	Mar. 2017	
3.1	Update the remark of option part	May. 2018	