

**IM1G16D3FFB**  
**1Gbit DDR3 SDRAM**  
**8 BANKS X 8Mbit X 16**

Ordering Speed Code	-15E	-125	-107
	DDR3L-1333	DDR3L-1600	DDR3L-1866
Clock Cycle Time ( $t_{CK5}$ , CWL=5)	3.0 ns	3.0 ns	3.0 ns
Clock Cycle Time ( $t_{CK6}$ , CWL=5)	2.5 ns	2.5 ns	2.5 ns
Clock Cycle Time ( $t_{CK7}$ , CWL=6)	1.875 ns	1.875 ns	1.875 ns
Clock Cycle Time ( $t_{CK8}$ , CWL=6)	1.875 ns	1.875 ns	1.875 ns
Clock Cycle Time ( $t_{CK9}$ , CWL=7)	1.5 ns	1.5 ns	1.5 ns
Clock Cycle Time ( $t_{CK10}$ , CWL=7)	1.5 ns	1.5 ns	1.5 ns
Clock Cycle Time ( $t_{CK11}$ , CWL=8)	-	1.25 ns	1.25 ns
Clock Cycle Time ( $t_{CK12}$ , CWL=8)	-	-	1.25 ns
Clock Cycle Time ( $t_{CK13}$ , CWL=9)	-	-	1.07 ns
System Frequency ( $f_{ck\ max}$ )	667 MHz	800 MHz	933 MHz

**Specifications**

- Density: 1Gbits
- Organization:
  - 8M words x 16 bits x 8 banks
- Package:
  - 96-ball FBGA
  - Lead-free (RoHS compliant) and Halogen-free
- Power supply:  $V_{DD}$ ,  $V_{DDQ} = 1.35V$  (1.283V to 1.45V)
  - Backward compatible to  $V_{DD}$ ,  $V_{DDQ} = 1.5V \pm 0.075V$
- Data rate: 1333Mbps/1600Mbps/1866Mbps
- 2KB page size
  - Row address: A0 to A12
  - Column address: A0 to A9
- Eight internal banks for concurrent operation
- Burst lengths (BL): 8 and 4 with Burst Chop (BC)
- Burst type (BT)
  - Sequential (8, 4 with BC)
  - Interleave (8, 4 with BC)
- $\overline{CAS}$  Latency (CL): 5, 6, 7, 8, 9, 10, 11, 13
- $\overline{CAS}$  Write Latency (CWL): 5, 6, 7, 8, 9
- Precharge: auto precharge option for each burst access
- Driver strength: RZQ/7, RZQ/6 (RZQ = 240  $\Omega$ )
- Refresh: auto-refresh, self-refresh
- Refresh cycles:
  - Average refresh period
    - 7.8  $\mu s$  at  $0^\circ C \leq T_{case} \leq 85^\circ C$
    - 3.9  $\mu s$  at  $+85^\circ C < T_{case} \leq +95^\circ C$
- Operating case temperature range
  - Commercial:  $0^\circ C \leq T_{case} \leq +95^\circ C$
  - Industrial:  $-40^\circ C \leq T_{case} \leq +95^\circ C$

**Option**

- Configuration
  - 64Mx16 (8 Banks x 8Mbit x 16)
- Package
  - 96-ball FBGA (9mm x 13mm)
- Leaded/Lead-free
  - Leaded
  - Lead-free/RoHS
- Speed/Cycle Time
  - 1.5 ns @ CL9 (DDR3-1333)
  - 1.25 ns @ CL11 (DDR3-1600)
  - 1.07 ns @ CL13 (DDR3-1866)
- Temperature
  - Commercial  $0^\circ C$  to  $+95^\circ C$  Tcase
  - Industrial  $-40^\circ C$  to  $+95^\circ C$  Tcase

**Marking**


- 1G16
- B
- <blank>
- G
- 15E
- 125
- 107
- <blank>
- I

**Example Part Number:** IM1G16D3FFBG-15EI

## Features

- Double-data-rate architecture; two data transfers per clock cycle
- The high-speed data transfer is realized by the 8 bits prefetch pipe-lined architecture
- Bi-directional differential data strobe (DQS and  $\overline{\text{DQS}}$ ) is transmitted/received with data for capturing data at the receiver
- DQS is edge-aligned with data for READs; center-aligned with data for WRITEs
- Differential clock inputs (CK and  $\overline{\text{CK}}$ )
- DLL aligns DQ and DQS transitions with CK transitions
- Commands entered on each positive CK edge; data and data mask referenced to both edges of DQS
- Data mask (DM) for write data
- Posted  $\overline{\text{CAS}}$  by programmable additive latency for better command and data bus efficiency
- On-Die Termination (ODT) for better signal quality
  - Synchronous ODT
  - Dynamic ODT
  - Asynchronous ODT
- Multi Purpose Register (MPR) for pre-defined pattern read out
- ZQ calibration for DQ drive and ODT
- Programmable Partial Array Self-Refresh (PASR)
- $\overline{\text{RESET}}$  pin for Power-up sequence and reset function
- SRT range: Normal/extended
- Programmable Output driver impedance control

**Part Number Information**



**1Gb DDR3 SDRAM Addressing**

Configuration	64Mb x 16
# of Bank	8
Bank address	BA0 ~ BA2
Auto precharge	A10/AP
Row Address	A0 ~ A12
Column Address	A0 ~ A9
BC switch on the fly	A12/ $\overline{BC}$
Page size	2 KB

**Pin Configurations**

96-ball FBGA (x16 configuration)


	1	2	3	4	5	6	7	8	9	
A	V <sub>DDQ</sub>	DQU5	DQU7				DQU4	V <sub>DDQ</sub>	V <sub>SS</sub>	A
B	V <sub>SSQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>				$\overline{\text{DQSU}}$	DQU6	V <sub>SSQ</sub>	B
C	V <sub>DDQ</sub>	DQU3	DQU1				DQSU	DQU2	V <sub>DDQ</sub>	C
D	V <sub>SSQ</sub>	V <sub>DDQ</sub>	DMU				DQU0	V <sub>SSQ</sub>	V <sub>DD</sub>	D
E	V <sub>SS</sub>	V <sub>SSQ</sub>	DQL0				DML	V <sub>SSQ</sub>	V <sub>DDQ</sub>	E
F	V <sub>DDQ</sub>	DQL2	DQSL				DQL1	DQL3	V <sub>SSQ</sub>	F
G	V <sub>SSQ</sub>	DQL6	$\overline{\text{DQSL}}$				V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SSQ</sub>	G
H	V <sub>REFDQ</sub>	V <sub>DDQ</sub>	DQL4				DQL7	DQL5	V <sub>DDQ</sub>	H
J	NC	V <sub>SS</sub>	RAS				CK	V <sub>SS</sub>	NC	J
K	ODT	V <sub>DD</sub>	$\overline{\text{CAS}}$				$\overline{\text{CK}}$	V <sub>DD</sub>	CKE	K
L	NC	$\overline{\text{CS}}$	$\overline{\text{WE}}$				A10/AP	ZQ	NC	L
M	V <sub>SS</sub>	BA0	BA2				NC	V <sub>REFCA</sub>	V <sub>SS</sub>	M
N	V <sub>DD</sub>	A3	A0				A12/ $\overline{\text{BC}}$	BA1	V <sub>DD</sub>	N
P	V <sub>SS</sub>	A5	A2				A1	A4	V <sub>SS</sub>	P
R	V <sub>DD</sub>	A7	A9				A11	A6	V <sub>DD</sub>	R
T	V <sub>SS</sub>	$\overline{\text{RESET}}$	NC				NC	A8	V <sub>SS</sub>	T

Ball Location (x16)

- Populated ball
- ⊕ Ball not populated

Top view

(See the balls through the package)




**Signal Pin Description**

Pin	Type	Function
CK, $\overline{\text{CK}}$	Input	<b>Clock:</b> CK and $\overline{\text{CK}}$ are differential clock inputs. All address and control input signals are sampled on the crossing of the positive edge of CK and negative edge of $\overline{\text{CK}}$ . Output (read) data is referenced to the crossings of CK and $\overline{\text{CK}}$
CKE	Input	<b>Clock Enable:</b> CKE HIGH activates, and CKE Low deactivates, internal clock signals and device input buffers and output drivers. Taking CKE Low provides Precharge Power-Down and Self Refresh operation (all banks idle), or Active Power-Down (Row Active in any bank). CKE is asynchronous for self refresh exit. After $V_{\text{REFCA}}$ has become stable during the power on and initialization sequence, it must be maintained during all operations (including Self-Refresh). CKE must be maintained high throughout read and write accesses. Input buffers, excluding CK, $\overline{\text{CK}}$ , ODT and CKE are disabled during power- down. Input buffers, excluding CKE, are disabled during Self -Refresh.
$\overline{\text{CS}}$	Input	<b>Chip Select:</b> All commands are masked when $\overline{\text{CS}}$ is registered HIGH. $\overline{\text{CS}}$ provides for external Rank selection on systems with multiple Ranks. $\overline{\text{CS}}$ is considered part of the command code.
ODT	Input	<b>On Die Termination:</b> ODT (registered HIGH) enables termination resistance internal to the DDR3 SDRAM. When enabled, ODT is only applied to each DQ, DQSU, $\overline{\text{DQSU}}$ , DQSL, $\overline{\text{DQSL}}$ , DMU and DML. The ODT pin will be ignored if the Mode Register MR1 and MR2 are programmed to disable ODT and during Self Refresh.
$\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ , $\overline{\text{WE}}$	Input	<b>Command Inputs:</b> $\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ and $\overline{\text{WE}}$ (along with $\overline{\text{CS}}$ ) define the command being entered.
DMU, DML	Input	<b>Input Data Mask:</b> DM is an input mask signal for write data. Input data is masked when DM is sampled HIGH coincident with that input data during a Write access. DM is sampled on both edges of DQS.
BA0 - BA2	Input	<b>Bank Address Inputs:</b> BA0 - BA2 define to which bank an Active, Read, Write or Precharge command is being applied. Bank address also determines which mode register is to be accessed during a MRS cycle.
A0 - A12	Input	<b>Address Inputs:</b> Provided the row address for Active commands and the column address for Read / Write commands to select one location out of the memory array in the respective bank. (A10/AP and A12/ $\overline{\text{BC}}$ have additional functions, see below) The address inputs also provide the op-code during Mode Register Set commands.
A10 / AP	Input	<b>Autoprecharge:</b> A10 is sampled during Read/Write commands to determine whether Autoprecharge should be per-formed to the accessed bank after the Read/Write operation. (HIGH:Autoprecharge; LOW: No Autoprecharge)A10 is sampled during a Precharge command to determine whether the Pre- charge applies to one bank (A10 LOW) or all banks (A10 HIGH). If only one bank is to be precharged, the bank is selected by bank addresses.
A12 / $\overline{\text{BC}}$	Input	<b>Burst Chop:</b> A12 is sampled during Read and Write commands to determine if burst chop(on-the-fly) will be performed. (HIGH: no burst chop, LOW: burst chopped). See command truth table for details.
$\overline{\text{RESET}}$	Input	<b>Active Low Asynchronous Reset:</b> Reset is active when $\overline{\text{RESET}}$ is LOW, and inactive when $\overline{\text{RESET}}$ is HIGH. $\overline{\text{RESET}}$ must be HIGH during normal operation. $\overline{\text{RESET}}$ is a CMOS rail to rail signal with DC high and low at 80% and 20% of $V_{\text{DD}}$ , i.e. 1.20V for DC high and 0.30V for DC low.
DQU, DQL, DQSU, $\overline{\text{DQSU}}$ , DQSL, $\overline{\text{DQSL}}$	Input/ Output	<b>Data Strobe:</b> Output with read data, input with write data. Edge-aligned with read data, centered in write data. For the x 16, DQSL corresponds to the data on DQL0-DQL7; DQSU corresponds to the data on DQU0-DQU7. The data strobe DQSL and DQSU are paired with differential signals $\overline{\text{DQSL}}$ and $\overline{\text{DQSU}}$ , respectively, to provide differential pair signaling to the system during reads and writes. DDR3 SDRAM supports differential data strobe only and does not support single-ended.

Pin	Type	Function
NC		No Connect: No internal electrical connection is present.
V <sub>DDQ</sub>	Supply	DQ power supply: 1.35V, 1.283 - 1.45V operational; compatible to 1.5+/- 0.075V operation
V <sub>SSQ</sub>	Supply	DQ Ground
V <sub>DD</sub>	Supply	Power Supply: 1.35V, 1.283 - 1.45V operational; compatible to 1.5+/- 0.075V operation.
V <sub>SS</sub>	Supply	Ground
V <sub>REFDQ</sub>	Supply	Reference Voltage for DQ
V <sub>REFCA</sub>	Supply	Reference Voltage for CA
ZQ	Supply	Reference Pin for ZQ calibration
Note: Input only pins ( BA0-BA2, A0-A12, $\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ , $\overline{\text{WE}}$ , $\overline{\text{CS}}$ , CKE, ODT and $\overline{\text{RESET}}$ ) do not supply termination.		

**Simplified State Diagram**



ACT = ACTIVATE  
 MPR = Multipurpose register  
 MRS = Mode register set  
 PDE = Power-down entry  
 PDX = Power-down exit  
 PRE = PRECHARGE

PREA = PRECHARGE ALL  
 READ = RD, RDS4, RDS8  
 READ AP = RDAP, RDAPS4, RDAPS8  
 REF = REFRESH  
 RESET = START RESET PROCEDURE  
 SRE = Self refresh entry

SRX = Self refresh exit  
 WRITE = WR, WRS4, WRS8  
 WRITE AP = WRAP, WRAPS4, WRAPS8  
 ZQCL = ZQ LONG CALIBRATION  
 ZQCS = ZQ SHORT CALIBRATION

## Basic Functionality

Read and write operation to the DDR3 SDRAM are burst oriented, start at a selected location, and continue for a burst length of four or eight in a programmed sequence. Operation begins with the registration of an Active command, which is then followed by a Read or Write command. The address bits registered coincident with the Active command are used to select the bank and row to be accessed (BA0-BA2 select the bank; A0-A12 select the row). The address bits registered coincident with the Read or Write command are used to select the starting column location for the burst operation, determine if the auto precharge command is to be issued (via A10/AP), and the select BC4 or BL8 mode “on the fly” (via A12) if enabled in the mode register.

Prior to normal operation, the DDR3 SDRAM must be powered up and initialized in a predefined manner. The following sections provide detailed information covering device reset and initialization, register definition, command descriptions and device operation.


## Power-up and Initialization Sequence

The following sequence is required for POWER UP and Initialization.

- Apply power and attempt to maintain  $\overline{\text{RESET}}$  below  $0.2 \times V_{DD}$  (all other inputs may be undefined).  $\overline{\text{RESET}}$  needs to be maintained for minimum 200 $\mu\text{s}$  with stable power. CKE is pulled “Low” anytime before  $\overline{\text{RESET}}$  being de-asserted (min time 10ns). The power voltage ramp time between 300mV to  $V_{DD}$  min must be no longer than 200ms; and during the ramp,  $V_{DD} > V_{DDQ}$  and  $V_{DD} - V_{DDQ} < 0.3$  volts.
  - $V_{DD}$  and  $V_{DDQ}$  are driven from a single power converter output, AND
  - The voltage levels on all pins other than  $V_{DD}, V_{DDQ}, V_{SS}, V_{SSQ}$  must be less than or equal to  $V_{DDQ}$  and  $V_{DD}$  on one side and must be larger than or equal to  $V_{SSQ}$  and  $V_{SS}$  on the other side. In addition,  $V_{TT}$  is limited to 0.95V max once power ramp is finished, AND
  - $V_{REF}$  tracks  $V_{DDQ}/2$ .
 or
  - Apply  $V_{DD}$  without any slope reversal before or at the same time as  $V_{DDQ}$ .
  - Apply  $V_{DDQ}$  without any slope reversal before or at the same time as  $V_{TT}$  &  $V_{REF}$ .
  - The voltage levels on all pins other than  $V_{DD}, V_{DDQ}, V_{SS}, V_{SSQ}$  must be less than or equal to  $V_{DDQ}$  and  $V_{DD}$  on one side and must be larger than or equal to  $V_{SSQ}$  and  $V_{SS}$  on the other side.
- After  $\overline{\text{RESET}}$  is de-asserted, wait for another 500us until CKE becomes active. During this time, the DRAM will start internal initialization; this will be done independently of external clocks.
- Clocks (CK,  $\overline{\text{CK}}$ ) need to be started and stabilized for at least 10ns or  $5t_{CK}$  (which is larger) before CKE goes active.
 

Since CKE is a synchronous signal, the corresponding setup time to clock ( $t_{IS}$ ) must be met. Also a NOP or Deselect command must be registered (with  $t_{IS}$  set up time to clock) before CKE goes active. Once the CKE registered “High” after Reset, CKE needs to be continuously registered “High” until the initialization sequences finished, including expiration of  $t_{DLLK}$  and  $t_{ZQinit}$ .
- The DDR3 SDRAM keeps its on-die termination in high-impedance state as long as  $\overline{\text{RESET}}$  is asserted. Further, the SDRAM keeps its on-die termination in high impedance state after  $\overline{\text{RESET}}$  deassertion until CKE is registered HIGH. The ODT input signal may be in undefined state until  $t_{IS}$  before CKE is registered HIGH. When CKE is registered HIGH, the ODT input signal may be statically held at either LOW or HIGH. If RTT\_NOM is to be enabled in MR1 and the on-die termination is required to remain in the high impedance state, the ODT input signal must be statically held LOW. In all cases, the ODT input signal remains static until the power up initialization sequence is finished, including the expiration of  $t_{DLLK}$  and  $t_{ZQinit}$ .
- After CKE is registered high, wait minimum of Reset CKE Exit time,  $t_{XPR}$ , before issuing the first MRS command to load mode register. ( $t_{XPR} = \text{Max}(t_{XS}, 5t_{CK})$ )
- Issue MRS Command to load MR2 with all application settings. (To issue MRS command for MR2, provide “Low” to BA0 and BA2, “High” to BA1.)
- Issue MRS Command to load MR3 with all application settings. (To issue MRS command for MR3, provide “Low” to BA2, “High” to BA0 and BA1.)
- Issue MRS Command to load MR1 with all application settings and DLL enabled. (To issue “DLL Enable” command, provide “Low” to A0, “High” to BA0 and “Low” to BA1-BA2)
- Issue MRS Command to load MR0 with all application settings and “DLL reset”. (To issue DLL reset command, provide “High” to A8 and “Low” to BA0-2).
- Issue ZQCL command to starting ZQ calibration.
- Wait for both  $t_{DLLK}$  and  $t_{ZQ}$  init completed.
- The DDR3 SDRAM is now ready for normal operation.






### Reset and Initialization with Stable Power


The following sequence is required for  $\overline{\text{RESET}}$  at no power interruption initialization.

1. Assert  $\overline{\text{RESET}}$  below  $0.2 \times V_{DD}$  anytime when reset is needed (all other inputs may be undefined).  $\overline{\text{RESET}}$  needs to be maintained for minimum 100ns. CKE is pulled low before  $\overline{\text{RESET}}$  being de-asserted (minimum time 10ns).
2. Follow Power-Up initialization Sequence steps 2 to 11.
3. The reset sequence is now completed; DDR3 SDRAM is ready for normal operation.



### Mode Register MR0

The Mode Register MR0 stores the data for controlling various operating modes of DDR3 SDRAM. It controls burst length, read burst type, CAS latency, test mode, DLL reset, WR and DLL control for precharge power-down, which include various vendor specific options to make DDR3 SDRAM useful for various applications. The mode register is written by asserting low on CS, RAS, CAS, WE, BA0, BA1 and BA2, while controlling the states of address pins according to the table below.




\*1: BA2 is reserved for future use and must be programmed to 0 during MRS.

\*2: WR(write recovery for autoprecharge)min in clock cycles is calculated by dividing  $t_{WR}$ (in ns) by  $t_{CK}$ (in ns) and rounding up to the next integer:  
 $WR_{min}[\text{cycles}] = \text{Roundup}(t_{WR}[\text{ns}]/t_{CK}[\text{ns}])$ . The WR value in the mode register must be programmed to be equal or larger than  $WR_{min}$ . The programmed WR value is used with  $t_{RP}$  to determine  $t_{DAL}$ .

### Mode Register MR1

The Mode Register MR1 stores the data for enabling or disabling the DLL, output driver strength, RTT\_Nom impedance, additive latency, write leveling enable, TDQS enable and Qoff.


The Mode Register 1 is written by asserting low on  $\overline{CS}$ ,  $\overline{RAS}$ ,  $\overline{CAS}$ ,  $\overline{WE}$ , high on BA0, low on BA1 and BA2, while controlling the states of address pins according to the table below.



\*1: BA2, A8, A10 are reserved for future use (RFU) and must be programmed to 0 during MRS.

### Mode Register MR2

The Mode Register MR2 stores the data for controlling refresh related features, RTT\_WR impedance and CAS write latency (CWL). The Mode Register 2 is written by asserting low on CS, RAS, CAS, WE, high on BA1, low on BA0 and BA2, while controlling the states of address pins according to the table below.




\*1: BA2, A8, A11-A12 are RFU and must be programmed to 0 during MRS.

\*2: The Rtt\_WR value can be applied during writes even when Rtt\_Nom is disabled. During write leveling, Dynamic ODT is not available.

### Mode Register MR3

The Mode Register MR3 controls Multi Purpose Registers (MPR). The Mode Register 3 is written by asserting low on  $\overline{CS}$ ,  $\overline{RAS}$ ,  $\overline{CAS}$ ,  $\overline{WE}$ , high on BA1 and BA0, and low on BA2 while controlling the states of address pins according to the table below.



\*1: BA2, A3-A12 are reserved for future use (RFU) and must be programmed to 0 during MRS.

\*2: The predefined pattern will be used for read synchronization.

\*3: When MPR control is set for normal operation, MP3 A[2] = 0, MR3 A[1:0] will be ignored.

### Burst Length (MR0)

Read and write accesses to the DDR3 are burst oriented, with the burst length being programmable, as shown in the figure MR0 Programming. The burst length determines the maximum number of column locations that can be accessed for a given read or write command. Burst length options include fixed BC4, fixed BL8, and on the fly which allows BC4 or BL8 to be selected coincident with the registration of a read or write command Via A12 ( $\overline{BC}$ ). Reserved states should not be used, as unknown operation or incompatibility with future versions may result.

### Burst Chop

In case of burst length being fixed to 4 by MR0 setting, the internal write operation starts two clock cycles earlier than for the BL8 mode. This means that the starting point for  $t_{WR}$  and  $t_{WTR}$  will be pulled in by two clocks. In case of burst length being selected on the fly via A12( $\overline{BC}$ ), the internal write operation starts at the same point in time like a burst of 8 write operation. This means that during on-the-fly control, the starting point for  $t_{WR}$  and  $t_{WTR}$  will not be pulled in by two clocks.

**Burst Type (MR0)**

**[Burst Length and Sequence]**

Burst length	Operation	Starting address (A2, A1, A0)	Sequential addressing (decimal)	Interleave addressing (decimal)
4 (Burst chop)	READ	000	0, 1, 2, 3, T, T, T, T	0, 1, 2, 3, T, T, T, T
		001	1, 2, 3, 0, T, T, T, T	1, 0, 3, 2, T, T, T, T
		010	2, 3, 0, 1, T, T, T, T	2, 3, 0, 1, T, T, T, T
		011	3, 0, 1, 2, T, T, T, T	3, 2, 1, 0, T, T, T, T
		100	4, 5, 6, 7, T, T, T, T	4, 5, 6, 7, T, T, T, T
		101	5, 6, 7, 4, T, T, T, T	5, 4, 7, 6, T, T, T, T
		110	6, 7, 4, 5, T, T, T, T	6, 7, 4, 5, T, T, T, T
		111	7, 4, 5, 6, T, T, T, T	7, 6, 5, 4, T, T, T, T
	WRITE	0VV	0, 1, 2, 3, X, X, X, X	0, 1, 2, 3, X, X, X, X
		1VV	4, 5, 6, 7, X, X, X, X	4, 5, 6, 7, X, X, X, X
8	READ	000	0, 1, 2, 3, 4, 5, 6, 7	0, 1, 2, 3, 4, 5, 6, 7
		001	1, 2, 3, 0, 5, 6, 7, 4	1, 0, 3, 2, 5, 4, 7, 6
		010	2, 3, 0, 1, 6, 7, 4, 5	2, 3, 0, 1, 6, 7, 4, 5
		011	3, 0, 1, 2, 7, 4, 5, 6	3, 2, 1, 0, 7, 6, 5, 4
		100	4, 5, 6, 7, 0, 1, 2, 3	4, 5, 6, 7, 0, 1, 2, 3
		101	5, 6, 7, 4, 1, 2, 3, 0	5, 4, 7, 6, 1, 0, 3, 2
		110	6, 7, 4, 5, 2, 3, 0, 1	6, 7, 4, 5, 2, 3, 0, 1
		111	7, 4, 5, 6, 3, 0, 1, 2	7, 6, 5, 4, 3, 2, 1, 0
	WRITE	VVV	0, 1, 2, 3, 4, 5, 6, 7	0, 1, 2, 3, 4, 5, 6, 7

Remark: T: Output driver for data and strobes are in high impedance.

V: A valid logic level (0 or 1), but respective buffer input ignores level on input pins.

X: Don't Care.

Notes: 1. Page length is a function of I/O organization and column addressing

2. 0...7 bit number is value of CA [2:0] that causes this bit to be the first read during a burst.

**Command Truth Table**

Command	State	CKE <sub>n-1</sub> <sup>(3)</sup>	CKE <sub>n</sub>	DM	BA0-2	A10/AP	A0-9,11	A12/ $\overline{BC}$	$\overline{CS}$	$\overline{RAS}$	$\overline{CAS}$	$\overline{WE}$
BankActivate	Idle <sup>(4)</sup>	H	H	X	V	Row address			L	L	H	H
Single Bank Precharge	Any	H	H	X	V	L	V	V	L	L	H	L
All Banks Precharge	Any	H	H	X	V	H	V	V	L	L	H	L
Write (Fixed BL8 or BC4)	Active <sup>(4)</sup>	H	H	X	V	L	V	V	L	H	L	L
Write (BC4, on the fly)	Active <sup>(4)</sup>	H	H	X	V	L	V	L	L	H	L	L
Write (BL8, on the fly)	Active <sup>(4)</sup>	H	H	X	V	L	V	H	L	H	L	L
Write with Autoprecharge (Fixed BL8 or BC4)	Active <sup>(4)</sup>	H	H	X	V	H	V	V	L	H	L	L
Write with Autoprecharge (BC4, on the fly)	Active <sup>(4)</sup>	H	H	X	V	H	V	L	L	H	L	L
Write with Autoprecharge (BL8, on the fly)	Active <sup>(4)</sup>	H	H	X	V	H	V	H	L	H	L	L
Read (Fixed BL8 or BC4)	Active <sup>(4)</sup>	H	H	X	V	L	V	V	L	H	L	H
Read (BC4, on the fly)	Active <sup>(4)</sup>	H	H	X	V	L	V	L	L	H	L	H
Read (BL8, on the fly)	Active <sup>(4)</sup>	H	H	X	V	L	V	H	L	H	L	H
Read with Autoprecharge (Fixed BL8 or BC4)	Active <sup>(4)</sup>	H	H	X	V	H	V	V	L	H	L	H
Read with Autoprecharge (BC4, on the fly)	Active <sup>(4)</sup>	H	H	X	V	H	V	L	L	H	L	H
Read with Autoprecharge (BL8, on the fly)	Active <sup>(4)</sup>	H	H	X	V	H	V	H	L	H	L	H
(Extended) Mode Register Set	Idle	H	H	X	V	OP code			L	L	L	L
No-Operation	Any	H	H	X	V	V	V	V	L	H	H	H
Device Deselect	Any	H	H	X	X	X	X	X	H	X	X	X
Refresh	Idle	H	H	X	V	V	V	V	L	L	L	H
SelfRefresh Entry	Idle	H	L	X	V	V	V	V	L	L	L	H
SelfRefresh Exit	Idle	L	H	X	X	X	X	X	H	X	X	X
					V	V	V	V	L	H	H	H
Power Down Mode Entry	Idle	H	L	X	X	X	X	X	H	X	X	X
					V	V	V	V	L	H	H	H
Power Down Mode Exit	Any	L	H	X	X	X	X	X	H	X	X	X
					V	V	V	V	L	H	H	H
Data Input Mask Disable	Active	H	X	L	X	X	X	X	X	X	X	X
Data Input Mask Enable <sup>(5)</sup>	Active	H	X	H	X	X	X	X	X	X	X	X
ZQ Calibration Long	Idle	H	H	X	X	H	X	X	L	H	H	L
ZQ Calibration Short	Idle	H	H	X	X	L	X	X	L	H	H	L

Notes:

1. V=Valid data, X=Don't Care, L=Low level, H=High level
2. CKE<sub>n</sub> signal is input level when commands are provided.
3. CKE<sub>n-1</sub> signal is input level one clock cycle before the commands are provided.
4. These are states of bank designated by BA signal.
5. LDM and UDM can be enabled respectively.

### Absolute Maximum DC Ratings

Symbol	Parameter	Rating	Units	Notes
V <sub>DD</sub>	Voltage on V <sub>DD</sub> pin relative to V <sub>SS</sub>	-0.4 ~ 1.8	V	1,3
V <sub>DDQ</sub>	Voltage on V <sub>DDQ</sub> pin relative to V <sub>SS</sub>	-0.4 ~ 1.8	V	1,3
V <sub>IN</sub> , V <sub>OUT</sub>	Voltage on any pin relative to V <sub>SS</sub>	-0.4 ~ 1.8	V	1
T <sub>STG</sub>	Storage Temperature	-55 to +100	°C	1,2

Notes:

- Stresses greater than those listed under “Absolute Maximum Ratings” may cause permanent damage to the device.  
This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- Storage Temperature is the case surface temperature on the center/top side of the DRAM. For the measurement conditions, please refer to JESD51-2 standard.
- V<sub>DD</sub> and V<sub>DDQ</sub> must be within 300mV of each other at all times; and V<sub>REF</sub> must be not greater than 0.6 x V<sub>DDQ</sub>, When V<sub>DD</sub> and V<sub>DDQ</sub> are less than 500mV; V<sub>REF</sub> may be equal to or less than 300mV.

### Operating Temperature Condition

Temp. Grade	Temperature range	Rating		Unit	Notes
		Min	Max		
Blank	Case operating temperature commercial type	0	95	°C	1,2,3
I	Case operating temperature industrial type	-40	95	°C	1,2,3

Notes:

- Operating temperature is the case surface temperature on the center/top side of the DRAM.
- The Normal Temperature Range specifies the temperatures where all DRAM specifications will be supported. During operation this temperature range must be maintained under all operating conditions.
- Some applications require operation of the DRAM in the Extended Temperature Range between +85°C and +95°C case temperature. Full specifications are guaranteed in this range, but the following additional conditions applies:
  - Refresh commands must be doubled in frequency, therefore reducing the refresh interval t<sub>REFI</sub> to 3.9µs. (This double refresh requirement may not apply for some devices.)
  - If Self-refresh operation is required in the Extended Temperature Range, then it is mandatory to either use the Manual Self-Refresh mode with Extended Temperature Range capability (MR2 bit [A6, A7] = [0, 1]) or enable the optional Auto Self-Refresh mode (MR2 bit [A6, A7] = [1, 0]).

### Recommended DC Operating Conditions

Symbol	Parameter	Operation Voltage	Rating			Units	Notes
			Min	Typ	Max		
V <sub>DD</sub>	Supply voltage	1.35	1.283	1.35	1.45	V	1,2
V <sub>DDQ</sub>	Supply voltage for Output	1.35	1.283	1.35	1.45	V	1,2

Notes:

- Under all conditions V<sub>DDQ</sub> must be less than or equal to V<sub>DD</sub>.
- V<sub>DDQ</sub> tracks with V<sub>DD</sub>. AC parameters are measured with V<sub>DD</sub> and V<sub>DDQ</sub> tied together.



## AC and DC Input Measurement Levels

### Single-Ended AC and DC Input Levels for Command and Address

Symbol	Parameter	Min	Max	Units	Notes
V <sub>IHCA</sub> (DC90)	DC input logic high	V <sub>REF</sub> + 0.090	V <sub>DD</sub>	V	1
V <sub>ILCA</sub> (DC90)	DC input logic low	V <sub>SS</sub>	V <sub>REF</sub> - 0.090	V	1
V <sub>IHCA</sub> (AC160)	AC input logic high DDR3-1600, 1333	V <sub>REF</sub> + 0.160	-	V	1,2
V <sub>ILCA</sub> (AC160)	AC input logic low DDR3-1600, 1333	-	V <sub>REF</sub> - 0.160	V	1,2
V <sub>IHCA</sub> (AC135)	AC input logic high DDR3-1600, 1333, 1866	V <sub>REF</sub> + 0.135	-	V	1,2
V <sub>ILCA</sub> (AC135)	AC input logic low DDR3-1600, 1333, 1866	-	V <sub>REF</sub> - 0.135	V	1,2
V <sub>IHCA</sub> (AC125)	AC input logic high DDR3-1866	V <sub>REF</sub> + 0.125	-	V	1,2
V <sub>ILCA</sub> (AC125)	AC input logic low DDR3-1866	-	V <sub>REF</sub> - 0.125	V	1,2
V <sub>REFCA</sub> (DC)	Reference voltage for ADD, CMD inputs	0.49 * V <sub>DD</sub>	0.51 * V <sub>DD</sub>	V	3,4

Notes:

- For input only pins except RESET: V<sub>REF</sub> = V<sub>REFCA</sub> (DC).
- See Overshoot and Undershoot Specifications section.
- The AC peak noise on V<sub>REF</sub> may not allow V<sub>REF</sub> to deviate from V<sub>REFCA</sub> (DC) by more than ±1% V<sub>DD</sub> (for reference: approx. ±15 mV).
- For reference: approx. V<sub>DD</sub>/2 ±15 mV.

### Single-Ended AC and DC Input Levels for DQ and DM

Symbol	Parameter	Min	Max	Units	Notes
V <sub>IHDQ</sub> (DC90)	DC input logic high	V <sub>REF</sub> + 0.090	V <sub>DD</sub>	V	1
V <sub>ILDQ</sub> (DC90)	DC input logic low	V <sub>SS</sub>	V <sub>REF</sub> - 0.090	V	1
V <sub>IHDQ</sub> (AC135)	AC input logic high DDR3-1600, 1333	V <sub>REF</sub> + 0.135	-	V	1,2
V <sub>ILDQ</sub> (AC135)	AC input logic low DDR3-1600, 1333	-	V <sub>REF</sub> - 0.135	V	1,2
V <sub>IHDQ</sub> (AC130)	AC input logic high DDR3-1866	V <sub>REF</sub> + 0.130	-	V	1,2
V <sub>ILDQ</sub> (AC130)	AC input logic low DDR3-1866	-	V <sub>REF</sub> - 0.130	V	1,2
V <sub>REFDQ</sub> (DC)	Reference voltage for DQ, DM inputs	0.49 * V <sub>DD</sub>	0.51 * V <sub>DD</sub>	V	3,4


Notes:

- For DQ and DM: V<sub>REF</sub> = V<sub>REFDQ</sub> (DC).
- See Overshoot and Undershoot Specifications section.
- The AC peak noise on V<sub>REF</sub> may not allow V<sub>REF</sub> to deviate from V<sub>REFDQ</sub> (DC) by more than ±1% V<sub>DD</sub> (for reference: approx. ±15 mV).
- For reference: approx. V<sub>DD</sub>/2 ±15 mV.

### $V_{REF}$ Tolerances

The dc-tolerance limits and ac-noise limits for the reference voltages  $V_{REFCA}$  and  $V_{REFDQ}$  are illustrate in figure  $V_{REF}(DC)$  tolerance and  $V_{REF}$  AC-Noise limits. It shows a valid reference voltage  $V_{REF}(t)$  as a function of time. ( $V_{REF}$  stands for  $V_{REFCA}$  and  $V_{REFDQ}$  likewise).

$V_{REF}(DC)$  is the linear average of  $V_{REF}(t)$  over a very long period of time (e.g. 1 sec). This average has to meet the min/max requirement in Table of "Single-Ended AC and DC Input Levels for Command and Address". Furthermore  $V_{REF}(t)$  may temporarily deviate from  $V_{REF}(DC)$  by no more than +/- 1%  $V_{DD}$ .



**$V_{REF}(DC)$  tolerance and  $V_{REF}$  AC-Noise limits**

The voltage levels for setup and hold time measurements  $V_{IH}(AC)$ ,  $V_{IH}(DC)$ ,  $V_{IL}(AC)$  and  $V_{IL}(DC)$  are dependent on  $V_{REF}$ .


" $V_{REF}$ " shall be understood as  $V_{REF}(DC)$ , as defined in figure above,  $V_{REF}(DC)$  tolerance and  $V_{REF}$  AC- Noise limits.

This clarifies, that DC-variations of  $V_{REF}$  affect the absolute voltage a signal has to reach to achieve a valid high or low level and therefore the time to which setup and hold is measured. System timing and voltage budgets need to account for  $V_{REF}(DC)$  deviations from the optimum position within the data-eye of the input signals.

This also clarifies that the DRAM setup/hold specification and derating values need to include time and volt- age associated with  $V_{REF}$  AC-noise. Timing and voltage effects due to AC-noise on  $V_{REF}$  up to the specified limit (+/- 1% of  $V_{DD}$ ) are included in DRAM timings and their associated deratings.

## AC and DC Logic Input Levels for Differential Signals

### Differential signals definition



Definition of differential ac-swing and “time above ac level”  $t_{DVAC}$

### Differential swing requirement for clock ( $CK - \overline{CK}$ ) and strobe ( $DQS - \overline{DQS}$ )

#### Differential AC and DC Input Levels

Symbol	Parameter	Min	Max	Units	Notes
$V_{IHdiff}$	Differential input high	+0.2	NOTE 3	V	1
$V_{ILdiff}$	Differential input low	NOTE 3	-0.18	V	1
$V_{IHdiff}(AC)$	Differential input high AC	$2 \times (V_{IH}(AC) - V_{REF})$	NOTE 3	V	2
$V_{ILdiff}(AC)$	Differential input low AC	NOTE 3	$2 \times (V_{IL}(AC) - V_{REF})$	V	2

Notes:

- Used to define a differential signal slew-rate.
- for  $CK - \overline{CK}$  use  $V_{IH}/V_{IL}(AC)$  of address/command and  $V_{REFCA}$ ; for strobes ( $DQS, \overline{DQS}$ ) use  $V_{IH}/V_{IL}(AC)$  of DQs and  $V_{REFDQ}$ ; if a reduced ac-high or ac-low level is used for a signal group, then the reduced level applies also here.
- These values are not defined, however the single-ended signals  $CK, \overline{CK}, DQS, \overline{DQS}$  need to be within the respective limits ( $V_{IH}(DC)$  max,  $V_{IL}(DC)$  min) for single-ended signals as well as the limitations for overshoot and undershoot. Refer to "Overshoot and Undershoot specification".


### Single-ended requirements for differential signals

Each individual component of a differential signal (CK, DQS,  $\overline{\text{CK}}$ ,  $\overline{\text{DQS}}$ ) has also to comply with certain requirements for single-ended signals.

CK and  $\overline{\text{CK}}$  have to approximately reach  $V_{\text{SEH min}} / V_{\text{SEL max}}$  [ approximately equal to the AC-levels ( $V_{\text{IH(AC)}} / V_{\text{IL(AC)}})$  for Address/command signals ] in every half-cycle.

DQS,  $\overline{\text{DQS}}$  have to reach  $V_{\text{SEH min}} / V_{\text{SEL max}}$  [ approximately the ac-levels ( $V_{\text{IH(AC)}} / V_{\text{IL(AC)}})$  for DQ signals ] in every half-cycle proceeding and following a valid transition.

Note that the applicable AC-levels for Address/command and DQ's might be different per speed-bin etc. E.g. if  $V_{\text{IH150(AC)}} / V_{\text{IL150(AC)}}$  is used for Address/command signals, then these AC-levels apply also for the single-ended components of differential CK and  $\overline{\text{CK}}$



Single-ended requirement for differential signals

Note that while Address/command and DQ signal requirements are with respect to  $V_{\text{REF}}$ , the single-ended components of differential signals have a requirement with respect to  $V_{\text{DD}}/2$ ; this is nominally the same. The transition of single-ended signals through the AC-levels is used to measure setup time. For single-ended components of differential signals the requirement to reach  $V_{\text{SEL max}}$ ,  $V_{\text{SEH min}}$  has no bearing on timing, but adds a restriction on the common mode characteristics of these signals.


**Single-ended levels for CK, DQS,  $\overline{CK}$ ,  $\overline{DQS}$**

Symbol	Parameter	Min	Max	Units	Notes
$V_{SEH}$	Single-ended high-level for strobes	$(V_{DD}/2) + 0.175$	NOTE 3	V	1,2
	Single-ended high-level for CK, $\overline{CK}$	$(V_{DD}/2) + 0.175$	NOTE 3	V	1,2
$V_{SEL}$	Single-ended low-level for strobes	NOTE 3	$(V_{DD}/2) - 0.175$	V	1,2
	Single-ended low-level for CK, $\overline{CK}$	NOTE 3	$(V_{DD}/2) - 0.175$	V	1,2

Notes:

1. For CK,  $\overline{CK}$  use  $V_{IH}/V_{IL}(AC)$  of address/command; for strobes (DQS,  $\overline{DQS}$ ) use  $V_{IH}/V_{IL}(AC)$  of DQs.
2.  $V_{IH}(AC)/V_{IL}(AC)$  for DQs is based on  $V_{REFDQ}$ ;  $V_{IH}(AC)/V_{IL}(AC)$  for address/command is based on  $V_{REFCA}$ ; if a reduced AC-high or AC-low level is used for a signal group, then the reduced level applies also here.
3. These values are not defined, however the single-ended components of differential signals CK,  $\overline{CK}$ , DQS,  $\overline{DQS}$  need to be within the respective limits ( $V_{IH}(DC)$  max,  $V_{IL}(DC)$  min) for single-ended signals as well as the limitations for overshoot and undershoot. Refer to "Overshoot and Undershoot specifications".

To guarantee tight setup and hold times as well as output skew parameters with respect to clock and strobe, each cross point voltage of differential input signals (CK,  $\overline{CK}$  and DQS,  $\overline{DQS}$ ) must meet the requirements in below table. The differential input cross point voltage  $V_{IX}$  is measured from the actual cross point of true and complement signal to the mid level between of  $V_{DD}$  and  $V_{SS}$ .



**VIX Definition**

**Cross point voltage for differential input signals ( CK, DQS )**

Symbol	Parameter	Min	Max	Units	Notes
$V_{IX}$	Differential Input Cross Point Voltage relative to $V_{DD}/2$ for CK, $\overline{CK}$	-150	150	mV	1
$V_{IX}$	Differential Input Cross Point Voltage relative to $V_{DD}/2$ for DQS, $\overline{DQS}$	-150	150	mV	

Notes:

1. The relation between  $V_{IX}$  Min/Max and  $V_{SEL}/V_{SEH}$  should satisfy following.


$$(V_{DD}/2) + V_{IX}(\text{Min}) - V_{SEL} \geq 25\text{mV}$$

$$V_{SEH} - ((V_{DD}/2) + V_{IX}(\text{Max})) \geq 25\text{mV}$$

**Differential input slew rate definition**

Description	Measured		Defined by
	From	To	
Differential input slew rate for rising edge ( CK- $\overline{CK}$ and DQS- $\overline{DQS}$ )	$V_{ILdiff}(\text{max})$	$V_{IHdiff}(\text{min})$	$\frac{V_{IHdiff}(\text{min}) - V_{ILdiff}(\text{max})}{\text{Delta TRdiff}}$
Differential input slew rate for falling edge ( CK- $\overline{CK}$ and DQS- $\overline{DQS}$ )	$V_{IHdiff}(\text{min})$	$V_{ILdiff}(\text{max})$	$\frac{V_{IHdiff}(\text{min}) - V_{ILdiff}(\text{max})}{\text{Delta TFdiff}}$

Note: The differential signal (i.e. CK- $\overline{CK}$  and DQS- $\overline{DQS}$ ) must be linear between these thresholds.



**Differential Input Slew Rate definition for DQS,  $\overline{DQS}$  and CK,  $\overline{CK}$**

***I<sub>DD</sub> Specification***

*I<sub>DD</sub>* values for 0°C ≤ T<sub>case</sub> ≤ +95°C, V<sub>DD</sub>, V<sub>DDQ</sub> = 1.35V (1.283V to 1.45V)

Conditions	Symbol	Data rate (Mbps)	I <sub>DD</sub> max	Unit
			X16	
<b>Operating One Bank Active-Precharge Current;</b> CKE: High; External clock: On; t <sub>CK</sub> , nRC, nRAS, CL: see timing used table; BL: 8; AL: 0; $\overline{\text{CS}}$ : High between ACT and PRE; Command, Address: partially toggling; Data IO: FLOATING; DM: stable at 0; Bank Activity: Cycling with one bank active at a time; Output Buffer and RTT: Enabled in Mode Registers; ODT Signal: stable at 0	I <sub>DD0</sub>	1866	52	mA
1600		50		
1333		48		
<b>Operating One Bank Active-Read-Precharge Current;</b> CKE: High; External clock: On; t <sub>CK</sub> , nRC, nRAS, nRCD, CL: see timing used table; BL: 81; AL: 0; $\overline{\text{CS}}$ : High between ACT, RD and PRE; Command, Address, Data IO: partially toggling; DM: stable at 0; Bank Activity: Cycling with one bank active at a time; Output Buffer and RTT: Enabled in Mode Registers; ODT Signal: stable at 0	I <sub>DD1</sub>	1866	65	mA
1600		63		
1333		61		
<b>Precharge Power-Down Current Slow Exit;</b> CKE: Low; External clock: On; t <sub>CK</sub> , CL: see timing used table; BL: 8; AL: 0; $\overline{\text{CS}}$ : stable at 1; Command, Address: stable at 0; Data IO: FLOATING; DM: stable at 0; Bank Activity: all banks closed; Output Buffer and RTT: Enabled in Mode Registers; ODT Signal: stable at 0; Pre-charge Power Down Mode: Slow Exit	I <sub>DD2P0</sub>	1866	11	mA
1600		10		
1333		10		
<b>Precharge Power-Down Current Fast Exit;</b> CKE: Low; External clock: On; t <sub>CK</sub> , CL: see timing used table; BL: 8; AL: 0; $\overline{\text{CS}}$ : stable at 1; Command, Address: stable at 0; Data IO: FLOATING; DM: stable at 0; Bank Activity: all banks closed; Output Buffer and RTT: Enabled in Mode Registers; ODT Signal: stable at 0; Precharge Power Down Mode: Fast Exit	I <sub>DD2P1</sub>	1866	12	mA
1600		12		
1333		12		
<b>Precharge Standby Current;</b> CKE: High; External clock: On; t <sub>CK</sub> , CL: see timing used table; BL: 8; AL: 0; $\overline{\text{CS}}$ : stable at 1; Command, Address: partially toggling; Data IO: FLOATING; DM: stable at 0; Bank Activity: all banks closed; Output Buffer and RTT: Enabled in Mode Registers; ODT Signal: stable at 0	I <sub>DD2N</sub>	1866	22	mA
1600		20		
1333		18		
<b>Precharge Quiet Standby Current;</b> CKE: High; External clock: On; t <sub>CK</sub> , CL: see timing used table; BL: 8; AL: 0; $\overline{\text{CS}}$ : stable at 1; Command, Address: stable at 0; Data IO: FLOATING; DM: stable at 0; Bank Activity: all banks closed; Output Buffer and RTT: Enabled in Mode Registers; ODT Signal: stable at 0	I <sub>DD2Q</sub>	1866	18	mA
1600		16		
1333		14		

Conditions	Symbol	Data rate (Mbps)	I <sub>DD max</sub>	Unit
			X16	
<b>Active Power-Down Current;</b> CKE: Low; External clock: On; t <sub>CK</sub> , CL: see timing used table; BL: 8; AL: 0; $\overline{CS}$ : stable at 1; Command, Address: stable at 0; Data IO: FLOATING; DM: stable at 0; Bank Activity: all banks open; Output Buffer and RTT: Enabled in Mode Registers; ODT Signal: stable at 0	I <sub>DD3P</sub>	1866 1600 1333	25 24 23	mA
<b>Active Standby Current;</b> CKE: High; External clock: On; t <sub>CK</sub> , CL: see timing used table; BL: 8; AL: 0; $\overline{CS}$ : stable at 1; Command, Address: partially toggling; Data IO: FLOATING; DM: stable at 0; Bank Activity: all banks open; Output Buffer and RTT: Enabled in Mode Registers; ODT Signal: stable at 0	I <sub>DD3N</sub>	1866 1600 1333	43 39 35	mA
<b>Operating Burst Read Current;</b> CKE: High; External clock: On; t <sub>CK</sub> , CL: see timing used table; BL: 8; AL: 0; $\overline{CS}$ : High between RD; Command, Address: partially toggling; Data IO: seamless read data burst with different data between one burst and the next one; DM: stable at 0; Bank Activity: all banks open, RD commands cycling through banks: 0,0,1,1,2,2,...; Output Buffer and RTT: Enabled in Mode Registers; ODT Signal: stable at 0	I <sub>DD4R</sub>	1866 1600 1333	144 127 110	mA
<b>Operating Burst Write Current;</b> CKE: High; External clock: On; t <sub>CK</sub> , CL: see timing used table; BL: 8; AL: 0; $\overline{CS}$ : High between WR; Command, Address: partially toggling; Data IO: seamless write data burst with different data between one burst and the next one; DM: stable at 0; Bank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2,...; Output Buffer and RTT: Enabled in Mode Registers; ODT Signal: stable at HIGH	I <sub>DD4W</sub>	1866 1600 1333	152 134 116	mA
<b>Burst Refresh Current;</b> CKE: High; External clock: On; t <sub>CK</sub> , CL, nRFC: see timing used table; BL: 8; AL: 0; $\overline{CS}$ : High between REF; Command, Address: partially toggling; Data IO: FLOATING; DM: stable at 0; Bank Activity: REF command every nRFC; Output Buffer and RTT: Enabled in Mode Registers; ODT Signal: stable at 0	I <sub>DD5B</sub>	1866 1600 1333	105 99 93	mA
<b>Self Refresh Current: Normal Temperature Range;</b> T <sub>case</sub> : 0-85°C; Auto Self-Refresh (ASR): Disabled; Self-Refresh Temperature Range (SRT): Normal; CKE: Low; External clock: Off; CK and $\overline{CK}$ : LOW; CL: see timing used table; BL: 8; AL: 0; $\overline{CS}$ , Command, Address, Data IO: FLOATING; DM: stable at 0; Bank Activity: Self-Refresh operation; Output Buffer and RTT: Enabled in Mode Registers; ODT Signal: FLOATING	I <sub>DD6</sub>	1866 1600 1333	12 10 10	mA
<b>Self Refresh Current: Extended Temperature Range;</b> T <sub>case</sub> : 0-95°C; Auto Self-Refresh (ASR): Disabled; Self-Refresh Temperature Range (SRT): Extended; CKE: Low; External clock: Off; CK and $\overline{CK}$ : LOW; CL: see timing used table; BL: 8; AL: 0; $\overline{CS}$ , Command, Address, Data IO: FLOATING; DM: stable at 0; Bank Activity: Extended Temperature Self-Refresh operation; Output Buffer and RTT: Enabled in Mode Registers; ODT Signal: FLOATING	I <sub>DD6ET</sub>	1866 1600 1333	13 11 11	mA



Conditions	Symbol	Data rate (Mbps)	I <sub>DD max</sub>	Unit
			X16	
<b>Operating Bank Interleave Read Current;</b> CKE: High; External clock: On; t <sub>CK</sub> , nRC, nRAS, nRCD, nRRD, nFAW, CL: see timing used table; BL: 8; AL: CL-1; $\overline{CS}$ : High between ACT and RDA; Command, Address: partially toggling; Data IO: read data bursts with different data between one burst and the next one; DM: stable at 0; Bank Activity: two times interleaved cycling through banks (0, 1, ...7) with different addressing; Output Buffer and RTT: Enabled in Mode Registers; ODT Signal: stable at 0	I <sub>DD7</sub>	1866 1600 1333	232 200 168	mA
<b>RESET Low Current;</b> RESET: Low; External clock: off; CK and $\overline{CK}$ : LOW; CKE: FLOATING; $\overline{CS}$ , Command, Address, Data IO: FLOATING; ODT Signal : FLOATING	I <sub>DD8</sub>	1866 1600 1333	12 10 10	mA

Notes:

- 1) Burst Length: BL8 fixed by MRS: set MR0 A[1,0]=00B
- 2) Output Buffer Enable: set MR1 A[12] = 0B; set MR1 A[5,1] = 01B; RTT\_Nom enable: set MR1 A[9,6,2] = 011B; RTT\_Wr enable: set MR2 A[10,9] = 10B
- 3) Precharge Power Down Mode: set MR0 A12=0B for Slow Exit or MR0 A12=1B for Fast Exit
- 4) Auto Self-Refresh (ASR): set MR2 A6 = 0B to disable or 1B to enable feature
- 5) Self-Refresh Temperature Range (SRT): set MR2 A7=0B for normal or 1B for extended temperature range
- 6) Refer to DRAM supplier data sheet and/or DIMM SPD to determine if optional features or requirements are supported by DDR3 SDRAM
- 7) Read Burst type: Nibble Sequential, set MR0 A[3]=0B

**DDR3L-1333 Speed Bins**

Speed Bin			-15E (DDR3L-1333)		Unit	Notes	
CL-nRCD-nRP			9-9-9				
Parameter	Symbol		Min	Max			
Internal read command to first data	$t_{AA}$		13.5	20	ns	10	
Active to read or write delay time	$t_{RCD}$		13.5	-	ns	10	
Precharge command period	$t_{RP}$		13.5	-	ns	10	
Active to active/auto-refresh command time	$t_{RC}$		49.5	-	ns	10	
Active to precharge command period	$t_{RAS}$		36	$9 * t_{REFI}$	ns	9	
Average Clock Cycle Time	CL = 5	CWL = 5	$t_{CK}(avg)$	3.0	3.3	ns	1,2,3,6
		CWL = 6,7	$t_{CK}(avg)$	Reserved	Reserved	ns	4
	CL = 6	CWL = 5	$t_{CK}(avg)$	2.5	3.3	ns	1,2,3,6
		CWL = 6	$t_{CK}(avg)$	Reserved	Reserved	ns	4
		CWL = 7	$t_{CK}(avg)$	Reserved	Reserved	ns	4
	CL = 7	CWL = 5	$t_{CK}(avg)$	Reserved	Reserved	ns	4
		CWL = 6	$t_{CK}(avg)$	1.875	< 2.5	ns	1,2,3,6
		CWL = 7	$t_{CK}(avg)$	Reserved	Reserved	ns	4
	CL = 8	CWL = 5	$t_{CK}(avg)$	Reserved	Reserved	ns	4
		CWL = 6	$t_{CK}(avg)$	1.875	< 2.5	ns	1,2,3,6
		CWL = 7	$t_{CK}(avg)$	Reserved	Reserved	ns	4
	CL = 9	CWL = 5, 6	$t_{CK}(avg)$	Reserved	Reserved	ns	4
		CWL = 7	$t_{CK}(avg)$	1.5	< 1.875	ns	1,2,3
	CL = 10	CWL = 5, 6	$t_{CK}(avg)$	Reserved	Reserved	ns	4
		CWL = 7	$t_{CK}(avg)$	1.5	< 1.875	ns	1,2,3
	Supported CL setting			5, 6, 7, 8, 9, 10		nCK	
Supported CWL setting			5, 6, 7		nCK		

**DDR3L-1600 Speed Bins**

Speed Bin			- 125 (DDR3L-1600)		Unit	Notes	
CL-nRCD-nRP			11-11-11				
Parameter	Symbol		Min	Max			
Internal read command to first data	$t_{AA}$		13.75	20	ns	10	
Active to read or write delay time	$t_{RCD}$		13.75	-	ns	10	
Precharge command period	$t_{RP}$		13.75	-	ns	10	
Active to active/auto-refresh command time	$t_{RC}$		48.75	-	ns	10	
Active to precharge command period	$t_{RAS}$		35	9 * $t_{REFI}$	ns	9	
Average Clock Cycle Time	CL = 5	CWL = 5	$t_{CK}(avg)$	3.0	3.3	ns	1,2,3,7
		CWL = 6,7	$t_{CK}(avg)$	Reserved	Reserved	ns	4
	CL = 6	CWL = 5	$t_{CK}(avg)$	2.5	3.3	ns	1,2,3,7
		CWL = 6	$t_{CK}(avg)$	Reserved	Reserved	ns	4
		CWL = 7	$t_{CK}(avg)$	Reserved	Reserved	ns	4
	CL = 7	CWL = 5	$t_{CK}(avg)$	Reserved	Reserved	ns	4
		CWL = 6	$t_{CK}(avg)$	1.875	< 2.5	ns	1,2,3,7
		CWL = 7	$t_{CK}(avg)$	Reserved	Reserved	ns	4
	CL = 8	CWL = 5	$t_{CK}(avg)$	Reserved	Reserved	ns	4
		CWL = 6	$t_{CK}(avg)$	1.875	< 2.5	ns	1,2,3,7
		CWL = 7	$t_{CK}(avg)$	Reserved	Reserved	ns	4
	CL = 9	CWL = 5, 6	$t_{CK}(avg)$	Reserved	Reserved	ns	4
		CWL = 7	$t_{CK}(avg)$	1.5	1.875	ns	1,2,3,7
	CL = 10	CWL = 5, 6	$t_{CK}(avg)$	Reserved	Reserved	ns	4
		CWL = 7	$t_{CK}(avg)$	1.5	1.875	ns	1,2,3,7
		CWL = 8	$t_{CK}(avg)$	Reserved	Reserved	ns	4
	CL = 11	CWL = 5, 6,7	$t_{CK}(avg)$	Reserved	Reserved	ns	4
		CWL = 8	$t_{CK}(avg)$	1.25	1.5	ns	1,2,3
Supported CL setting			5, 6, 7, 8, 9, 10, 11		nCK		
Supported CWL setting			5, 6, 7, 8		nCK		

**DDR3L-1866 Speed Bins**

Speed Bin			- 107 (DDR3L-1866)		Unit	Notes	
CL-nRCD-nRP			13-13-13				
Parameter	Symbol		Min	Max			
Internal read command to first data	$t_{AA}$		13.91 (13.125)	20	ns	10	
Active to read or write delay time	$t_{RCD}$		13.91 (13.125)	-	ns	10	
Precharge command period	$t_{RP}$		13.91 (13.125)	-	ns	10	
Active to active/auto-refresh command time	$t_{RC}$		47.91 (47.125)	-	ns	10	
Active to precharge command period	$t_{RAS}$		34	9 * $t_{REFI}$	ns	9	
Average Clock Cycle Time	CL = 5	CWL = 5	$t_{CK}(avg)$	3.0	3.3	ns	1,2,3,8
		CWL = 6,7	$t_{CK}(avg)$	Reserved	Reserved	ns	4
	CL = 6	CWL = 5	$t_{CK}(avg)$	2.5	3.3	ns	1,2,3,8
		CWL = 6,7	$t_{CK}(avg)$	Reserved	Reserved	ns	4
	CL = 7	CWL = 5	$t_{CK}(avg)$	Reserved	Reserved	ns	4
		CWL = 6	$t_{CK}(avg)$	1.875	2.5	ns	1,2,3,8
		CWL = 7	$t_{CK}(avg)$	Reserved	Reserved	ns	1,2,3,8
	CL = 8	CWL = 5	$t_{CK}(avg)$	Reserved	Reserved	ns	4
		CWL = 6	$t_{CK}(avg)$	1.875	2.5	ns	1,2,3,8
		CWL = 7	$t_{CK}(avg)$	Reserved	Reserved	ns	4
	CL = 9	CWL = 5,6	$t_{CK}(avg)$	Reserved	Reserved	ns	4
		CWL = 7	$t_{CK}(avg)$	1.5	1.875	ns	1,2,3,8
	CL = 10	CWL = 5,6	$t_{CK}(avg)$	Reserved	Reserved	ns	4
		CWL = 7	$t_{CK}(avg)$	1.5	1.875	ns	1,2,3,8
		CWL = 8	$t_{CK}(avg)$	Reserved	Reserved	ns	4
	CL = 11	CWL = 5,6,7	$t_{CK}(avg)$	Reserved	Reserved	ns	4
		CWL = 8	$t_{CK}(avg)$	1.25	1.5	ns	1,2,3,8
		CWL = 9	$t_{CK}(avg)$	Reserved	Reserved	ns	4
	CL = 12	CWL = 5,6,7,8	$t_{CK}(avg)$	Reserved	Reserved	ns	4
		CWL = 9	$t_{CK}(avg)$	Reserved	Reserved	ns	4
CL = 13	CWL = 5,6,7,8	$t_{CK}(avg)$	Reserved	Reserved	ns	4	
	CWL = 9	$t_{CK}(avg)$	1.07	1.25	ns	1,2,3	
Supported CL setting			6, 7, 8, 9, 10, 11, 13		nCK		
Supported CWL setting			5, 6, 7, 8, 9		nCK		

## Speed Bin Table Notes

1. The CL setting and CWL setting result in  $t_{CK}(avg)$  Min and  $t_{CK}(avg)$  Max requirements. When making a selection of  $t_{CK}(avg)$ , both need to be fulfilled: Requirements from CL setting as well as requirements from CWL setting.
2.  $t_{CK}(avg)$  Min limits: Since CAS Latency is not purely analog - data and strobe output are synchronized by the DLL - all possible intermediate frequencies may not be guaranteed. An application should use the next smaller JEDEC standard  $t_{CK}(avg)$  value (2.5, 1.875, 1.5, or 1.25 ns) when calculating  $CL [nCK] = t_{AA} [ns] / t_{CK}(avg) [ns]$ , rounding up to the next "Supported CL".
3.  $t_{CK}(avg)$  Max limits: Calculate  $t_{CK}(avg) = t_{AA} Max / CL Selected$  and round the resulting  $t_{CK}(avg)$  down to the next valid speed bin (i.e. 3.3ns or 2.5ns or 1.875 ns or 1.25 ns). This result is  $t_{CK}(avg)$  Max corresponding to CL selected.
4. "Reserved" settings are not allowed. User must program a different value.
5. Any DDR3-1066 speed bin also supports functional operation at lower frequencies as shown in the table which are not subject to production tests but verified by design/characterization.
6. Any DDR3-1333 speed bin also supports functional operation at lower frequencies as shown in the table which are not subject to production tests but verified by design/characterization.
7. Any DDR3-1600 speed bin also supports functional operation at lower frequencies as shown in the table which are not subject to production tests but verified by design/characterization.
8. Any DDR3-1866 speed bin also supports functional operation at lower frequencies as shown in the table which are not subject to production tests but verified by design/characterization.
9.  $t_{REFI}$  depends on operating case temperature ( $T_{case}$ ).
10. For devices supporting optional downshift to CL=7 and CL=9,  $t_{AA}/t_{RCD}/t_{RP}$  min must be 13.125 ns or lower. SPD settings must be programmed to match. For example, DDR3-1333(CL9) devices supporting downshift to DDR3-1066(CL7) should program 13.125 ns in SPD bytes for  $t_{AA}$  min (Byte 16),  $t_{RCD}$  min (Byte 18), and  $t_{RP}$  min (Byte 20). DDR3-1600(CL11) devices supporting downshift to DDR3-1333(CL9) or DDR3-1066(CL7) should program 13.125 ns in SPD bytes for  $t_{AA}$  min (Byte16),  $t_{RCD}$  min (Byte 18), and  $t_{RP}$  min (Byte 20). DDR3-1866(CL13) devices supporting downshift to DDR3-1333(CL9) or DDR3-1066(CL7) should program 13.125 ns in SPD bytes for  $t_{AA}$  min (Byte16),  $t_{RCD}$  min (Byte 18), and  $t_{RP}$  min (Byte 20). DDR3-1600 devices supporting down binning to DDR3-1333 or DDR3-1066 should program 13.125ns in SPD byte for  $t_{AA}$  min (Byte 16),  $t_{RCD}$  min (Byte 18) and  $t_{RP}$  min(Byte 20). Once  $t_{RP}$  (Byte 20) is programmed to 13.125ns,  $t_{RC}$  min (Byte 21,23) also should be programmed accordingly. For example, 49.125ns, ( $t_{RAS}$  min +  $t_{RP}$  min = 36ns + 13.125ns) for DDR3- 1333 and 48.125ns ( $t_{RAS}$  min +  $t_{RP}$  min = 35ns + 13.125ns) for DDR3-1600. For devices supporting optional down binning to CL=11, CL=9 and CL=7,  $t_{AA}/t_{RCD}/t_{RP}$  min must be 13.125ns. SPD setting must be programmed to match. For example, DDR3-1866 devices supporting down binning to DDR3-1600 or DDR3-1333 or 1066 should program 13.125ns in SPD bytes for  $t_{AA}$  min(byte16),  $t_{RCD}$  min(Byte18) and  $t_{RP}$  min (byte20). Once  $t_{RP}$  (Byte20) is programmed to 13.125ns,  $t_{RC}$  min (Byte21,23) also should be programmed accordingly. For example, 47.125ns ( $t_{RAS}$  min +  $t_{RP}$  min = 34ns + 13.125ns)

**AC Characteristics**

(V<sub>DD</sub>, V<sub>DDQ</sub> = 1.35V (1.283V to 1.45V))

Parameter	Symbol	- 15E (DDR3-1333)		- 125 (DDR3-1600)		Unit	Note
		Min	Max	Min	Max		
Average clock cycle time	t <sub>CK</sub> (avg)	Please refer Speed Bins				ps	
Minimum clock cycle time (DLL-off mode)	t <sub>CK</sub> (DLL-off)	8	-	8	-	ns	6
Average CK high level width	t <sub>CH</sub> (avg)	0.47	0.53	0.47	0.53	t <sub>CK</sub> (avg)	
Average CK low level width	t <sub>CL</sub> (avg)	0.47	0.53	0.47	0.53	t <sub>CK</sub> (avg)	
Active Bank A to Active Bank B command period	t <sub>RRD</sub>	7.5	-	7.5	-	ns	
		4	-	4	-	nCK	
Four activate window	t <sub>FAW</sub>	45	-	40	-	ns	
Address and Control input hold time (V <sub>IH</sub> /V <sub>IL</sub> (DC90) levels)	t <sub>H</sub> (base) DC90	150	-	130	-	ps	16
Address and Control input setup time (V <sub>IH</sub> /V <sub>IL</sub> (AC160) levels)	t <sub>S</sub> (base) AC160	80	-	60	-	ps	16
Address and Control input setup time (V <sub>IH</sub> /V <sub>IL</sub> (AC135) levels)	t <sub>S</sub> (base) AC135	205	-	185	-	ps	16,24
DQ and DM input hold time (V <sub>IH</sub> /V <sub>IL</sub> (DC90) levels)	t <sub>DH</sub> (base) DC90	75	-	55	-	ps	17
DQ and DM input setup time (V <sub>IH</sub> /V <sub>IL</sub> (AC135) levels)	t <sub>DS</sub> (base) AC135	45	-	25	-	ps	17
Control and Address Input pulse width for each input	t <sub>IPW</sub>	620	-	560	-	ps	25
DQ and DM Input pulse width for each input	t <sub>DIPW</sub>	400	-	360	-	ps	25
DQ high impedance time	t <sub>HZ</sub> (DQ)	-	250	-	225	ps	13,14
DQ low impedance time	t <sub>LZ</sub> (DQ)	-500	250	-450	225	ps	13,14
DQS, $\overline{\text{DQS}}$ high impedance time (RL + BL/2 reference)	t <sub>HZ</sub> (DQS)	-	250	-	250	ps	13,14
DQS, $\overline{\text{DQS}}$ low impedance time (RL - 1 reference)	t <sub>LZ</sub> (DQS)	-500	250	-450	225	ps	13,14
DQS, $\overline{\text{DQS}}$ to DQ Skew, per group, per access	t <sub>DQSQ</sub>	-	125	-	100	ps	12,13
$\overline{\text{CAS}}$ to $\overline{\text{CAS}}$ command delay	t <sub>CCD</sub>	4	-	4	-	nCK	
DQ output hold time from DQS, $\overline{\text{DQS}}$	t <sub>QH</sub>	0.38	-	0.38	-	t <sub>CK</sub> (avg)	12,13
DQS, $\overline{\text{DQS}}$ rising edge output access time from rising CK, $\overline{\text{CK}}$	t <sub>DQSK</sub>	-255	255	-225	225	ps	12,13

Parameter	Symbol	- 15E (DDR3-1333)		- 125 (DDR3-1600)		Unit	Note
		Min	Max	Min	Max		
DQS latching rising transitions to associated clock edges	t <sub>DQSS</sub>	-0.25	0.25	-0.27	0.27	t <sub>CK</sub> (avg)	
DQS falling edge hold time from rising CK	t <sub>DSH</sub>	0.2	-	0.18	-	t <sub>CK</sub> (avg)	29
DQS falling edge setup time to rising CK	t <sub>DSS</sub>	0.2	-	0.18	-	t <sub>CK</sub> (avg)	29
DQS input high pulse width	t <sub>DQSH</sub>	0.45	0.55	0.45	0.55	t <sub>CK</sub> (avg)	27,28
DQS input low pulse width	t <sub>DQSL</sub>	0.45	0.55	0.45	0.55	t <sub>CK</sub> (avg)	26,28
DQS output high time	t <sub>QSH</sub>	0.40	-	0.40	-	t <sub>CK</sub> (avg)	12,13
DQS output low time	t <sub>QSL</sub>	0.40	-	0.40	-	t <sub>CK</sub> (avg)	12,13
Mode register set command cycle time	t <sub>M RD</sub>	4	-	4	-	nCK	
Mode register set command update delay	t <sub>MOD</sub>	15	-	15	-	ns	
		12	-	12	-	nCK	
Read preamble time	t <sub>RP RE</sub>	0.9	-	0.9	-	t <sub>CK</sub> (avg)	13,19
Read postamble time	t <sub>RP ST</sub>	0.3	-	0.3	-	t <sub>CK</sub> (avg)	11,13
Write preamble time	t <sub>WP RE</sub>	0.9	-	0.9	-	t <sub>CK</sub> (avg)	1
Write postamble time	t <sub>WP ST</sub>	0.3	-	0.3	-	t <sub>CK</sub> (avg)	1
Write recovery time	t <sub>WR</sub>	15	-	15	-	ns	
Auto precharge write recovery + Precharge time	t <sub>DAL</sub> (min)	WR + roundup [t <sub>RP</sub> / t <sub>CK</sub> (avg)]				nCK	
Multi-purpose register recovery time	t <sub>MP RR</sub>	1	-	1	-	nCK	22
Internal write to read command delay	t <sub>WT R</sub>	7.5	-	7.5	-	ns	18
		4	-	4	-	nCK	18
Internal read to precharge command delay	t <sub>RT P</sub>	7.5	-	7.5	-	ns	
		4	-	4	-	nCK	
Minimum CKE low width for Self-refresh entry to exit timing	t <sub>CKESR</sub>	t <sub>CKE</sub> (min) +1nCK	-	t <sub>CKE</sub> (min) +1nCK	-		
Valid clock requirement after Self- refresh entry or Power-down entry	t <sub>CKSRE</sub>	10	-	10	-	ns	
		5	-	5	-	nCK	
Valid clock requirement before Self- refresh exit or Power-down exit	t <sub>CKSRX</sub>	10	-	10	-	ns	
		5	-	5	-	nCK	
Exit Self-refresh to commands not requiring a locked DLL	t <sub>XS</sub>	t <sub>RFC</sub> (min) +10	-	t <sub>RFC</sub> (min) +10	-	ns	
		5	-	5	-	nCK	
Exit Self-refresh to commands requiring a locked DLL	t <sub>XS DLL</sub>	t <sub>DLLK</sub> (min)	-	t <sub>DLLK</sub> (min)	-	nCK	
Auto-refresh to Active/Auto-refresh command time	t <sub>RFC</sub>	110	-	110	-	ns	
Average periodic refresh interval	t <sub>REFI</sub>	-	7.8	-	7.8	μs	
		-	3.9	-	3.9	μs	

Parameter	Symbol	- 15E (DDR3-1333)		- 125 (DDR3-1600)		Unit	Note
		Min	Max	Min	Max		
CKE minimum high and low pulse width	t <sub>CKE</sub>	5.625	-	5	-	ns	
		3	-	3	-	nCK	
Exit reset from CKE high to a valid command	t <sub>XPR</sub>	t <sub>RFC</sub> (min) +10	-	t <sub>RFC</sub> (min) +10	-	ns	
		5	-	5	-	nCK	
DLL locking time	t <sub>DLLK</sub>	512	-	512	-	nCK	
Power-down entry to exit time	t <sub>PD</sub>	t <sub>CKE</sub> (min)	9*t <sub>REFI</sub>	t <sub>CKE</sub> (min)	9*t <sub>REFI</sub>		15
Exit precharge power-down with DLL frozen to commands requiring a locked DLL	t <sub>XPDLL</sub>	24	-	24	-	ns	2
		10	-	10	-	nCK	2
Exit power-down with DLL on to any valid command; Exit precharge power-down with DLL frozen to commands not requiring a locked DLL	t <sub>XP</sub>	6	-	6	-	ns	
		3	-	3	-	nCK	
Command pass disable delay	t <sub>CPDED</sub>	1	-	1	-	nCK	
Timing of ACT command to Power-down entry	t <sub>ACTPDEN</sub>	1	-	1	-	nCK	20
Timing of PRE command to Power-down entry	t <sub>PRPDEN</sub>	1	-	1	-	nCK	20
Timing of RD/RDA command to Power-down entry	t <sub>RDPDEN</sub>	RL+4+1	-	RL+4+1	-	nCK	
Timing of WR command to Power-down entry (BL8OTF, BL8MRS, BL4OTF)	t <sub>WRPDEN</sub> (min)	WL + 4 + [t <sub>WR</sub> /t <sub>CK</sub> (avg)]				nCK	9
Timing of WR command to Power-down entry (BC4MRS)	t <sub>WRPDEN</sub> (min)	WL + 2 + [t <sub>WR</sub> /t <sub>CK</sub> (avg)]				nCK	9
Timing of WRA command to Power-down entry (BL8OTF, BL8MRS, BL4OTF)	t <sub>WRAPDEN</sub>	WL+4 +WR+1	-	WL+4 +WR+1	-	nCK	10
Timing of WRA command to Power-down entry (BC4MRS)	t <sub>WRAPDEN</sub>	WL+2 +WR+1	-	WL+2 +WR+1	-	nCK	10
Timing of REF command to Power-down entry	t <sub>REFPDEN</sub>	1	-	1	-	nCK	20,21
Timing of MRS command to Power-down entry	t <sub>MRSPDEN</sub>	t <sub>MOD</sub> (min)	-	t <sub>MOD</sub> (min)	-		
RTT turn-on	t <sub>AON</sub>	-250	250	-225	225	ps	7
Asynchronous RTT turn-on delay (Power-down with DLL frozen)	t <sub>AONPD</sub>	2	8.5	2	8.5	ns	
RTT_Nom and RTT_WR turn-off time from ODTLoff reference	t <sub>AOFF</sub>	0.3	0.7	0.3	0.7	t <sub>CK</sub> (avg)	8
Asynchronous RTT turn-off delay (Power-down with DLL frozen)	t <sub>AOFFPD</sub>	2	8.5	2	8.5	ns	
ODT high time without write command or with write command and BC4	ODTH4	4	-	4	-	nCK	
ODT high time with Write command and BL8	ODTH8	6	-	6	-	nCK	



Parameter	Symbol	- 15E (DDR3-1333)		- 125 (DDR3-1600)		Unit	Note
		Min	Max	Min	Max		
RTT dynamic change skew	t <sub>ADC</sub>	0.3	0.7	0.3	0.7	t <sub>ck(avg)</sub>	
Power-up and reset calibration time	t <sub>ZQinit</sub>	512	-	512	-	nCK	
Normal operation full calibration time	t <sub>ZQoper</sub>	256	-	256	-	nCK	
Normal operation short calibration time	t <sub>ZQCS</sub>	64	-	64	-	nCK	23
First DQS pulse rising edge after write leveling mode is programmed	t <sub>WLMRD</sub>	40	-	40	-	nCK	3
DQS, $\overline{\text{DQS}}$ delay after write leveling mode is programmed	t <sub>WLDQSEN</sub>	25	-	25	-	nCK	3
Write leveling setup time from rising CK, $\overline{\text{CK}}$ crossing to rising DQS, $\overline{\text{DQS}}$ crossing	t <sub>WLS</sub>	195	-	165	-	ps	
Write leveling hold time from rising DQS, $\overline{\text{DQS}}$ crossing to rising CK, $\overline{\text{CK}}$ crossing	t <sub>WLH</sub>	195	-	165	-	ps	
Write leveling output delay	t <sub>WLO</sub>	0	9	0	7.5	ns	
Write leveling output error	t <sub>WLOE</sub>	0	2	0	2	ns	
Clock period jitter	t <sub>JIT(per)</sub>	-80	80	-70	70	ps	
Clock period jitter during DLL locking period	t <sub>JIT(per,lck)</sub>	-70	70	-60	60	ps	
Cycle to cycle period jitter	t <sub>JIT(cc)</sub>	160		140		ps	
Cycle to cycle period jitter during DLL locking period	t <sub>JIT(cc,lck)</sub>	140		120		ps	
Cumulative error across 2 cycles	t <sub>ERR(2per)</sub>	-118	118	-103	103	ps	
Cumulative error across 3 cycles	t <sub>ERR(3per)</sub>	-140	140	-122	122	ps	
Cumulative error across 4 cycles	t <sub>ERR(4per)</sub>	-155	155	-136	136	ps	
Cumulative error across 5 cycles	t <sub>ERR(5per)</sub>	-168	168	-147	147	ps	
Cumulative error across 6 cycles	t <sub>ERR(6per)</sub>	-177	177	-155	155	ps	
Cumulative error across 7 cycles	t <sub>ERR(7per)</sub>	-186	186	-163	163	ps	
Cumulative error across 8 cycles	t <sub>ERR(8per)</sub>	-193	193	-169	169	ps	
Cumulative error across 9 cycles	t <sub>ERR(9per)</sub>	-200	200	-175	175	ps	
Cumulative error across 10 cycles	t <sub>ERR(10per)</sub>	-205	205	-180	180	ps	
Cumulative error across 11 cycles	t <sub>ERR(11per)</sub>	-210	210	-184	184	ps	
Cumulative error across 12 cycles	t <sub>ERR(12per)</sub>	-215	215	-188	188	ps	
Cumulative error across n = 13,14,...49,50 cycles	t <sub>ERR(nper)</sub>	$t_{ERR(nper)min} = (1 + 0.68\ln(n)) * t_{JIT(per)min}$ $t_{ERR(nper)max} = (1 + 0.68\ln(n)) * t_{JIT(per)max}$				ps	32

( $V_{DD}$ ,  $V_{DDQ}$  = 1.35V (1.283V to 1.45V))

Parameter	Symbol	- 107 (DDR3-1866)		Unit	Note
		Min	Max		
Average clock cycle time	$t_{CK}(avg)$	Please refer Speed Bins		ps	
Minimum clock cycle time (DLL-off mode)	$t_{CK}$ (DLL-off)	8	-	ns	6
Average CK high level width	$t_{CH}(avg)$	0.47	0.53	$t_{CK}(avg)$	
Average CK low level width	$t_{CL}(avg)$	0.47	0.53	$t_{CK}(avg)$	
Active Bank A to Active Bank B command period	$t_{RRD}$	6	-	ns	
		4	-	nCK	
Four activate window	$t_{FAW}$	35	-	ns	
Address and Control input hold time ( $V_{IH}/V_{IL}$ (DC90) levels)	$t_{IH}(base)$ DC90	110	-	ps	16
Address and Control input setup time ( $V_{IH}/V_{IL}$ (AC135) levels)	$t_{IS}(base)$ AC135	65	-	ps	16,24
Address and Control input setup time ( $V_{IH}/V_{IL}$ (AC125) levels)	$t_{IS}(base)$ AC125	150	-	ps	16
DQ and DM input hold time ( $V_{IH}/V_{IL}$ (DC90) levels)	$t_{DH}(base)$ DC90	75	-	ps	17
DQ and DM input setup time ( $V_{IH}/V_{IL}$ (AC130) levels)	$t_{DS}(base)$ AC130	70	-	ps	17
Control and Address Input pulse width for each input	$t_{IPW}$	535	-	ps	25
DQ and DM Input pulse width for each input	$t_{DIPW}$	320	-	ps	25
DQ high impedance time	$t_{HZ}(DQ)$	-	195	ps	13,14
DQ low impedance time	$t_{LZ}(DQ)$	-390	195	ps	13,14
DQS, $\overline{DQS}$ high impedance time (RL + BL/2 reference)	$t_{HZ}(DQS)$	-	195	ps	13,14
DQS, $\overline{DQS}$ low impedance time (RL - 1 reference)	$t_{LZ}(DQS)$	-390	195	ps	13,14
DQS, $\overline{DQS}$ to DQ Skew, per group, per access	$t_{DQSQ}$	-	85	ps	12,13
$\overline{CAS}$ to $\overline{CAS}$ command delay	$t_{CCD}$	4	-	nCK	
DQ output hold time from DQS, $\overline{DQS}$	$t_{QH}$	0.38	-	$t_{CK}(avg)$	12,13
DQS, $\overline{DQS}$ rising edge output access time from rising CK, $\overline{CK}$	$t_{DQSK}$	-195	195	ps	12,13

Parameter	Symbol	- 107 (DDR3-1866)		Unit	Note
		Min	Max		
DQS latching rising transitions to associated clock edges	t <sub>DQSS</sub>	-0.27	0.27	t <sub>CK</sub> (avg)	
DQS falling edge hold time from rising CK	t <sub>DSH</sub>	0.18	-	t <sub>CK</sub> (avg)	29
DQS falling edge setup time to rising CK	t <sub>DSS</sub>	0.18	-	t <sub>CK</sub> (avg)	29
DQS input high pulse width	t <sub>DQSH</sub>	0.45	0.55	t <sub>CK</sub> (avg)	27,28
DQS input low pulse width	t <sub>DQSL</sub>	0.45	0.55	t <sub>CK</sub> (avg)	26,28
DQS output high time	t <sub>QSH</sub>	0.40	-	t <sub>CK</sub> (avg)	12,13
DQS output low time	t <sub>QSL</sub>	0.40	-	t <sub>CK</sub> (avg)	12,13
Mode register set command cycle time	t <sub>M RD</sub>	4	-	nCK	
Mode register set command update delay	t <sub>MOD</sub>	15	-	ns	
		12	-	nCK	
Read preamble time	t <sub>RP RE</sub>	0.9	-	t <sub>CK</sub> (avg)	13,19
Read postamble time	t <sub>RP ST</sub>	0.3	-	t <sub>CK</sub> (avg)	11,13
Write preamble time	t <sub>WP RE</sub>	0.9	-	t <sub>CK</sub> (avg)	1
Write postamble time	t <sub>WP ST</sub>	0.3	-	t <sub>CK</sub> (avg)	1
Write recovery time	t <sub>WR</sub>	15	-	ns	
Auto precharge write recovery + Precharge time	t <sub>DAL</sub> (min)	WR + roundup [t <sub>RP</sub> / t <sub>CK</sub> (avg)]		nCK	
Multi-purpose register recovery time	t <sub>MP RR</sub>	1	-	nCK	22
Internal write to read command delay	t <sub>W TR</sub>	7.5	-	ns	18
		4	-	nCK	18
Internal read to precharge command delay	t <sub>RT P</sub>	7.5	-	ns	
		4	-	nCK	
Minimum CKE low width for Self-refresh entry to exit timing	t <sub>CKESR</sub>	t <sub>CKE</sub> (min) + 1nCK	-		
Valid clock requirement after Self- refresh entry or Power-down entry	t <sub>CKSRE</sub>	10	-	ns	
		5	-	nCK	
Valid clock requirement before Self- refresh exit or Power-down exit	t <sub>CKSRX</sub>	10	-	ns	
		5	-	nCK	
Exit Self-refresh to commands not requiring a locked DLL	t <sub>XS</sub>	t <sub>RFC</sub> (min) + 10	-	ns	
		5	-	nCK	
Exit Self-refresh to commands requiring a locked DLL	t <sub>XS DLL</sub>	t <sub>DLLK</sub> (min)	-	nCK	
Auto-refresh to Active/Auto-refresh command time	t <sub>RFC</sub>	110	-	ns	
Average periodic refresh interval	t <sub>REFI</sub>	-	7.8	μs	
		-	3.9	μs	

Parameter	Symbol	- 107 (DDR3-1866)		Unit	Note
		Min	Max		
CKE minimum high and low pulse width	t <sub>CKE</sub>	5	-	ns	
		3	-	nCK	
Exit reset from CKE high to a valid command	t <sub>XPR</sub>	t <sub>RFC</sub> (min) +10	-	ns	
		5	-	nCK	
DLL locking time	t <sub>DLLK</sub>	512	-	nCK	
Power-down entry to exit time	t <sub>PD</sub>	t <sub>CKE</sub> (min)	9*t <sub>REFI</sub>		15
Exit precharge power-down with DLL frozen to commands requiring a locked DLL	t <sub>XPDLL</sub>	24	-	ns	2
		10	-	nCK	2
Exit power-down with DLL on to any valid command; Exit precharge power-down with DLL frozen to commands not requiring a locked DLL	t <sub>XP</sub>	6	-	ns	
		3	-	nCK	
Command pass disable delay	t <sub>CPDED</sub>	2	-	nCK	
Timing of ACT command to Power-down entry	t <sub>ACTPDEN</sub>	1	-	nCK	20
Timing of PRE command to Power-down entry	t <sub>PRPDEN</sub>	1	-	nCK	20
Timing of RD/RDA command to Power-down entry	t <sub>RDPDEN</sub>	RL+4+1	-	nCK	
Timing of WR command to Power-down entry (BL8OTF, BL8MRS, BL4OTF)	t <sub>WRPDEN</sub> (min)	WL + 4 + [t <sub>WR</sub> /t <sub>CK</sub> (avg)]		nCK	9
Timing of WR command to Power-down entry (BC4MRS)	t <sub>WRPDEN</sub> (min)	WL + 2 + [t <sub>WR</sub> /t <sub>CK</sub> (avg)]		nCK	9
Timing of WRA command to Power-down entry (BL8OTF, BL8MRS, BL4OTF)	t <sub>WRAPDEN</sub>	WL+4 +WR+1	-	nCK	10
Timing of WRA command to Power-down entry (BC4MRS)	t <sub>WRAPDEN</sub>	WL+2 +WR+1	-	nCK	10
Timing of REF command to Power-down entry	t <sub>REFPDEN</sub>	1	-	nCK	20,21
Timing of MRS command to Power-down entry	t <sub>MSPDEN</sub>	t <sub>MOD</sub> (min)	-		
RTT turn-on	t <sub>AON</sub>	-195	195	ps	7
Asynchronous RTT turn-on delay (Power-down with DLL frozen)	t <sub>AONPD</sub>	2	8.5	ns	
RTT_Nom and RTT_WR turn-off time from ODTLoff reference	t <sub>AOFF</sub>	0.3	0.7	t <sub>CK</sub> (avg)	8
Asynchronous RTT turn-off delay (Power-down with DLL frozen)	t <sub>AOFFPD</sub>	2	8.5	ns	
ODT high time without write command or with write command and BC4	ODTH4	4	-	nCK	
ODT high time with Write command and BL8	ODTH8	6	-	nCK	

Parameter	Symbol	- 107 (DDR3-1866)		Unit	Note
		Min	Max		
RTT dynamic change skew	$t_{ADC}$	0.3	0.7	$t_{CK}(avg)$	
Power-up and reset calibration time	$t_{ZQinit}$	512	-	nCK	
Normal operation full calibration time	$t_{ZQoper}$	256	-	nCK	
Normal operation short calibration time	$t_{ZQCS}$	64	-	nCK	23
First DQS pulse rising edge after write leveling mode is programmed	$t_{WLMRD}$	40	-	nCK	3
DQS, $\overline{DQS}$ delay after write leveling mode is programmed	$t_{WLDQSEN}$	25	-	nCK	3
Write leveling setup time from rising CK, $\overline{CK}$ crossing to rising DQS, $\overline{DQS}$ crossing	$t_{WLS}$	140	-	ps	
Write leveling hold time from rising DQS, $\overline{DQS}$ crossing to rising CK, $\overline{CK}$ crossing	$t_{WLH}$	140	-	ps	
Write leveling output delay	$t_{WLO}$	0	7.5	ns	
Write leveling output error	$t_{WLOE}$	0	2	ns	
Absolute clock period	$t_{CK}(abs)$	$t_{CK}(avg)min + t_{JIT}(per)min$	$t_{CK}(avg)max + t_{JIT}(per)max$	ps	
Absolute clock high pulse width	$t_{CH}(abs)$	0.43	-	$t_{CK}(avg)$	30
Absolute clock low pulse width	$t_{CL}(abs)$	0.43	-	$t_{CK}(avg)$	31
Clock period jitter	$t_{JIT}(per)$	-60	60	ps	
Clock period jitter during DLL locking period	$t_{JIT}(per,lck)$	-50	50	ps	
Cycle to cycle period jitter	$t_{JIT}(cc)$	-	120	ps	
Cycle to cycle period jitter during DLL locking period	$t_{JIT}(cc,lck)$	-	100	ps	
Cumulative error across 2 cycles	$t_{ERR}(2per)$	-88	88	ps	
Cumulative error across 3 cycles	$t_{ERR}(3per)$	-105	105	ps	
Cumulative error across 4 cycles	$t_{ERR}(4per)$	-117	117	ps	
Cumulative error across 5 cycles	$t_{ERR}(5per)$	-126	126	ps	
Cumulative error across 6 cycles	$t_{ERR}(6per)$	-133	133	ps	
Cumulative error across 7 cycles	$t_{ERR}(7per)$	-139	139	ps	
Cumulative error across 8 cycles	$t_{ERR}(8per)$	-145	145	ps	
Cumulative error across 9 cycles	$t_{ERR}(9per)$	-150	150	ps	
Cumulative error across 10 cycles	$t_{ERR}(10per)$	-154	154	ps	
Cumulative error across 11 cycles	$t_{ERR}(11per)$	-158	158	ps	
Cumulative error across 12 cycles	$t_{ERR}(12per)$	-161	161	ps	
Cumulative error across n = 13,14,...49,50 cycles	$t_{ERR}(nper)$	$t_{ERR}(nper)min = (1 + 0.68\ln(n)) * t_{JIT}(per)min$ $t_{ERR}(nper)max = (1 + 0.68\ln(n)) * t_{JIT}(per)max$		ps	32

## Notes for AC Electrical Characteristics

1. Actual value dependant upon measurement level definitions which are TBD.
2. Commands requiring a locked DLL are: READ (and READA) and synchronous ODT commands.
3. The max values are system dependent.
4. WR as programmed in mode register.
5. Value must be rounded-up to next higher integer value.
6. There is no maximum cycle time limit besides the need to satisfy the refresh interval,  $t_{REFI}$ .
7. ODT turn on time (min) is when the device leaves high impedance and ODT resistance begins to turn on.  
ODT turn on time (max) is when the ODT resistance is fully on. Both are measured from ODTLon.
8. ODT turn-off time (min) is when the device starts to turn-off ODT resistance. ODT turn-off time (max) is when the bus is in high impedance.  
Both are measured from ODTLoff.
9.  $t_{WR}$  is defined in ns, for calculation of  $t_{WRPDEN}$  it is necessary to round up  $t_{WR} / t_{CK}$  to the next integer.
10. WR in clock cycles as programmed in MR0.
11. The maximum read postamble is bound by  $t_{DQSCk}(min)$  plus  $t_{QSH}(min)$  on the left side and  $t_{HZ}(DQS)max$  on the right side.
12. Output timing deratings are relative to the SDRAM input clock. When the device is operated with input clock jitter, this parameter needs to be derated by TBD.
13. Value is only valid for RON34.
14. Single ended signal parameter. Refer to the section of  $t_{LZ}(DQS)$ ,  $t_{LZ}(DQ)$ ,  $t_{HZ}(DQS)$ ,  $t_{HZ}(DQ)$  Notes for definition and measurement method.
15.  $t_{REFI}$  depends on operating case temperature ( $T_c$ ).
16.  $t_{IS}(base)$  and  $t_{IH}(base)$  values are for 1V/ns command/addressess single-ended slew rate and 2V/ns  $\overline{CK}$ ,  $\overline{CK}$  differential slew rate, Note for DQ and DM signals,  $V_{REF}(DC) = V_{REFDQ}(DC)$ . For input only pins except RESET,  $V_{REF}(DC) = V_{REFCA}(DC)$ . See Address / Command Setup, Hold and Derating section.
17.  $t_{DS}(base)$  and  $t_{DH}(base)$  values are for 1V/ns DQ single-ended slew rate and 2V/ns DQS,  $\overline{DQS}$  differential slew rate. Note for DQ and DM signals,  $V_{REF}(DC) = V_{REFDQ}(DC)$ . For input only pins except RESET,  $V_{REF}(DC) = V_{REFCA}(DC)$ . See Data Setup, Hold and and Slew Rate Derating section.
18. Start of internal write transaction is defined as follows;  
For BL8 (fixed by MRS and on-the-fly): Rising clock edge 4 clock cycles after WL. For BC4 (on-the-fly) : Rising clock edge 4 clock cycles after WL.  
For BC4 (fixed by MRS) : Rising clock edge 2 clock cycles after WL.
19. The maximum read preamble is bound by  $t_{LZDQS}(min)$  on the left side and  $t_{DQSCk}(max)$  on the right side.
20. CKE is allowed to be registered low while operations such as row activation, precharge, autoprecharge or refresh are in progress, but power-down IDD spec will not be applied until finishing those operation.
21. Although CKE is allowed to be registered LOW after a REFRESH command once  $t_{REFPDEN}(min)$  is satisfied, there are cases where additional time such as  $t_{XPDLL}(min)$  is also required.
22. Defined between end of MPR read burst and MRS which reloads MPR or disables MPR function.
23. One ZQCS command can effectively correct a minimum of 0.5 % (ZQCorrection) of RON and RTT impedance error within 64 nCK for all speed bins assuming the maximum sensitivities specified in the "Output Driver Voltage and Temperature Sensitivity" and "ODT Voltage and Temperature Sensitivity" tables. The appropriate interval between ZQCS commands can be determined from these tables and other application specific parameters.  
One method for calculating the interval between ZQCS commands, given the temperature ( $T_{driftrate}$ ) and voltage ( $V_{driftrate}$ ) drift rates that the SDRAM is subject to in the application, is illustrated. The interval could be defined by the following formula:


$$\frac{ZQCorrection}{(TSens \times T_{driftrate}) + (VSens \times V_{driftrate})}$$

$$(TSens \times T_{driftrate}) + (VSens \times V_{driftrate})$$

where  $TSens = \max(dRTTdT, dRONdTM)$  and  $VSens = \max(dRTTdV, dRONdVM)$  define the SDRAM temperature and voltage sensitivities.

24. The  $t_{IS}(\text{base})$  AC150 specifications are adjusted from the  $t_{IS}(\text{base})$  specification by adding an additional 100 ps of derating to accommodate for the lower alternate threshold of 150 mV and another 25 ps to account for the earlier reference point  $[(175 \text{ mV} - 150 \text{ mV}) / 1 \text{ V/ns}]$ .
25. Pulse width of a input signal is defined as the width between the first crossing of  $V_{REF}(\text{DC})$  and the consecutive crossing of  $V_{REF}(\text{DC})$ .
26.  $t_{DQSL}$  describes the instantaneous differential input low pulse width on  $DQS - \overline{DQS}$ , as measured from one falling edge to the next consecutive rising edge.
27.  $t_{DQSH}$  describes the instantaneous differential input high pulse width on  $DQS - \overline{DQS}$ , as measured from one rising edge to the next consecutive falling edge.
28.  $t_{DQSH,act} + t_{DQSL,act} = 1 t_{CK,act}$ ; with  $t_{XYZ,act}$  being the actual measured value of the respective timing parameter in the application.
29.  $t_{DSH,act} + t_{DSS,act} = 1 t_{CK,act}$ ; with  $t_{XYZ,act}$  being the actual measured value of the respective timing parameter in the application.
30.  $t_{CH}(\text{abs})$  is the absolute instantaneous clock high pulse width, as measured from one rising edge to the following falling edge.
31.  $t_{CL}(\text{abs})$  is the absolute instantaneous clock low pulse width, as measured from one falling edge to the following rising edge.
32.  $n =$  from 13 cycles to 50 cycles. This row defines 38 parameters.

**Package Diagram (x16)**  
**96-Ball Fine Pitch Ball Grid Array Outline**



NOTE: ALL DIMENSIONS ARE IN MILLIMETERS.



**Revision History**

<b>Rev</b>	<b>History</b>	<b>Release Date</b>	<b>Remark</b>
0.1	1. Initial release	Aug. 2017	
1.1	1. Revise Pin Configurations 2. Revise IC datasheet format	Mar 2020	