IM4G08D4GAB 4Gbit DDR4 SDRAM 16 BANKS X 32Mbit X 8

ATASHEET

Ordering Speed Code	-083	-075
	DDR4-2400	DDR4-2666
Clock Cycle Time (t _{CK10} , CWL=9)	1.5ns	1.5ns
Clock Cycle Time (t _{CK11} , CWL=9, 11)	1.25ns	1.25ns
Clock Cycle Time (t _{CK12} , CWL=9, 11)	1.25ns	1.25ns
Clock Cycle Time (t _{CK13} , CWL=10, 12)	1.071ns	1.071ns
Clock Cycle Time (t _{CK14} , CWL=10, 12)	1.071ns	1.071ns
Clock Cycle Time (t _{CK15} , CWL=11, 14)	0.937ns	0.937ns
Clock Cycle Time (t _{CK16} , CWL=11, 14)	0.937ns	0.937ns
Clock Cycle Time (t _{CK17} , CWL=12, 16)	0.833ns	0.833ns
Clock Cycle Time (t _{CK18} , CWL=12, 16)	0.833ns	0.833ns
Clock Cycle Time (t _{CK19} , CWL=14, 18)	-	0.75ns
Clock Cycle Time (t _{CK20} , CWL=14, 18)	-	0.75ns
System Frequency (f _{ck max})	1200 MHz	1333 MHz

Specifications

- Density : 4Gbits
- Organization :
- 32M words x 8 bits x 16 banks (IM4G08D4GAB) Package :
- 78-ball FBGA for x8 - Lead-free
- Power supply (JEDEC standard 1.2V)
 - $-V_{DD} = 1.2 \pm 0.06V$
 - $-V_{PP} = 2.5V (2.375V 2.75V)$
- Data rate : 2400Mbps/2666Mbps
- 16 internal banks
- 16 banks (4 banks x 4 bank groups) for x8 product
- Interface: Pseudo Open Drain (POD)
- Burst lengths (BL) : 8 and 4 with Burst Chop (BC)
- CAS Latency (CL): 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20
- CAS Write Latency (CWL): 9, 10, 11, 12, 14, 16, 18
- On-Die Termination (ODT): nom. Values of RZQ/7, RZQ/5 (RZQ = 240Ω)
- Precharge : auto precharge option for each burst access
- Refresh : auto-refresh, self-refresh
- Refresh cycles :
 - Average refresh period
 - Commercial: 7.8 µs at 0°C ≤ Tcase ≤ +85°C 3.9 µs at +85°C < Tcase ≤ +95°C
- Operating case temperature range
 - Commercial Temperature product 0 °C \leq Tcase \leq 95°C

Option

Marking

Configuration	
- 512Mx8 (16 Banks x32Mbit x8)	4G08
 Package 	
- 78-ball FBGA (7.5mm x 10.6mm) for x8	В
 Leaded/Lead-free 	
- Leaded	<blank></blank>
- Lead-free/RoHS	G
Speed/Cycle Time	
- 0.833ns @ CL 17 (DDR4-2400)	-083
- 0.75ns @ CL 19 (DDR4-2666)	-075
Temperature	
- Commercial 0°C to 95°C Tcase	<blank></blank>

Example Part Number: IM4G08D4GABG-083

Datasheet Version 2.0



INTELLIGENT MEMORY

BEYOND LIMITS





Features

- Double-data-rate architecture; two data transfers per clock cycle
- The high-speed data transfer is realized by the 8 bits prefetch pipe-lined architecture
- Bi-directional differential data strobe (DQS and DQS) is transmitted/received with data for capturing data at the receiver
- DQS is edge-aligned with data for READs; center-aligned with data for WRITEs
- Differential clock inputs (CK and CK)
- DLL aligns DQ and DQS transitions with CK transitions
- Commands entered on each positive CK edge; data and data mask referenced to both edges of DQS
- Data mask (DM) for write data
- Write Cyclic Redundancy Code (CRC) for DQ error detect and inform it to controller during high-speed operation
- Data Bus Inversion (DBI)
 - Improve the power consumption and signal integrity of the memory interface
- Programmable preamble is supported both of $1t_{\text{CK}}$ and $2t_{\text{CK}}$ mode
- Command Address (CA) Parity for command/address signal error detect and inform it to controller
- V_{REFDQ} training
 - V_{REFDQ} generate inside DRAM and further train per DRAM
- Per DRAM Addressability (PDA)
 - Each DRAM can be set a different mode register value individually and has individual adjustment
- Fine granularity refresh
 - 2x, 4x mode for smaller t_{RFC}
- · Maximum power saving mode for the lowest power consumption with no internal refresh activity
- Programmable Partial Array Self-Refresh (PASR)
- RESET pin for Power-up sequence and reset function



Part Number Information



IC Revision

A = Revision A

4Gb DDR4 SDRAM Addressing

Configuration	512Mb x 8
# of Bank	16
Bank group address	BG0 ~ BG1
Bank address	BA0 ~ BA1
Row Address	A0 ~ A14
Column Address	A0 ~ A9
Page size	1 KB

TASHEET



BEYOND LIMITS

9

Pin Configurations

78-ball FBGA (x8 configuration)

	1	2	3	4	5	6	7	8
	-	-						-
А	V_{DD}	V_{SSQ}	TDQS				DM / DBI /TDQS	V_{SSQ}
В	V _{PP}	V _{DDQ}	DQS				DQ1	V _{DDQ}
С	V_{DDQ}	DQ0	DQS				V_{DD}	V _{SS}
D	V_{SSQ}	DQ4	DQ2				DQ3	DQ5
Е	V _{SS}	V_{DDQ}	DQ6				DQ7	V_{DDQ}
F	V _{DD}	NC	ODT				СК	CK
G	V _{ss}	NC	CKE				CS	NC
Н	V_{DD}	WE /A14	ACT				CAS	RAS
J	V _{REFCA}	BG0	A10/AP				BC /A12	BG1
К	V _{SS}	BA0	A4				A3	BA1
L	RESET	A6	A0				A1	A5
М	V _{DD}	A8	A2				A9	A7
Ν	V _{SS}	A11	PAR				NC	A13

 V_{SS} А ZQ В С V_{DDQ} V_{SSQ} D Е V_{SS} F V_{DD} NC G V_{SS} Н V_{DD} J Κ V_{SS} ALERT L V_{PP} Μ Ν V_{DD}

Ball Locations (x8)

- Populated ball
- Ball not populated +

Top view

(See the balls through the package)

F G Н J Κ L М Ν





Signal Pin Description

Pin	Туре	Function			
CK, CK	Input	Clock : CK and \overrightarrow{CK} are differential clock inputs. All address and control input signals are sampled on the crossing of the positive edge of CK and negative edge of \overrightarrow{CK} .			
CKE	Input	Clock Enable : CKE HIGH activates, and CKE Low deactivates, internal clock signals and device input buffers and output drivers. Taking CKE Low provides Precharge Power-Down and Self Refresh oper-ation (all banks idle), or Active Power-Down (Row Active in any bank). CKE is asynchronous for self refresh exit. After VREFCA has become stable during the power on and initialization sequence, it must be maintained during all operations (including Self-Refresh). CKE must be maintained high throughout read and write accesses. Input buffers, excluding CK, <u>CK</u> , ODT and CKE are disabled during power- down. Input buffers, excluding CKE, are disabled during Self -Refresh.			
CS	Input	Chip Select : All commands are masked when \overline{CS} is registered HIGH. \overline{CS} provides for external Rank selection on systems with multiple Ranks. \overline{CS} is considered part of the command code.			
ODT	Input	On Die Termination : ODT (registered HIGH) enables RTT_NOM termination resistance internal to the DDR4 SDRAM. When enabled, ODT is only applied to each DQ, DQS, DQS and DM/DBI/TDQS, NU/TDQS (When TDQS is enabled via Mode Register A11=1 in MR1) signal for x8 configurations. The ODT pin will be ignored if MR1 is programmed to disable RTT_NOM.			
ACT	Input	Activation Command Input : \overrightarrow{ACT} defines the Activation command being entered along with \overrightarrow{CS} . The input into $\overrightarrow{RAS}/A16$, $\overrightarrow{CAS}/A15$ and $\overrightarrow{WE}/A14$ will be considered as Row Address A16, A15 and A14.			
RAS, CAS, WE/A14	Input	Command Inputs : \overrightarrow{RAS} , \overrightarrow{CAS} and \overrightarrow{WE} /A14 (along with \overrightarrow{CS}) define the command being entered. Those pins have multi function. For example, for activation with \overrightarrow{ACT} Low, those are Addressing like A14 but for non-activation command with \overrightarrow{ACT} High, those are Command pins for Read, Write and other command defined in command truth table.			
DM / DBI / TDQS	Input	Input Data Mask and Data Bus Inversion: DM is an input mask signal for write data. Input data is masked when DM is sampled LOW coincident with that input data during a Write access. DM is sampled on both edges of DQS. DM is muxed with DBI function by Mode Register A10, A11, A12 setting in MR5. For x8 device, the function of DM or TDQS is enabled by Mode Register A11 setting in MR1. DBI is an input/output identifying whether to store/output the true or inverted data. If DBI is LOW, the data will be stored/output after inversion inside the DDR4 SDRAM and not inverted if DBI is HIGH. TDQS is only supported in X8.			
BG0 – BG1	Input	Bank Group Inputs: BG0 – BG1 define to which bank group an Active, Read, Write or Precharge command is being applied. BG0 also determines which mode register is to be accessed during a MRS cycle.			
BA0 – BA1	Input	Bank Address Inputs : BA0 – BA1 define to which bank an Active, Read, Write or Precharge command is being applied. Bank address also determines which mode register is to be accessed during a MRS cycle.			
A0 – A14	Input	Address Inputs : Provided the row address for ACTIVATE Commands and the column address for Read / Write commands to select one location out of the memory array in the respective bank. (A10/AP and A12/BC, RAS /A16, CAS/A15, WE/A14 have additional functions, see other rows. The address inputs also provide the op-code during Mode Register Set commands.			
A10 / AP	Input	Auto-precharge : A10 is sampled during Read/Write commands to determine whether Autoprecharge should be performed to the accessed bank after the Read/Write operation. (HIGH:Autoprecharge; LOW: No Autoprecharge). A10 is sampled during a Precharge command to determine whether the Precharge applies to one bank (A10 LOW) or all banks (A10 HIGH). If only one bank is to be precharged, the bank is selected by bank addresses.			





Pin	Туре	Function		
A12 / BC	Input	Burst Chop : A12/BC is sampled during Read and Write commands to determine if burst chop (on-the-fly) will be performed. (HIGH : no burst chop, LOW : burst chopped). See command truth table for details.		
RESET	Input	Active Low Asynchronous Reset : Reset is active when $\overrightarrow{\text{RESET}}$ is LOW, and inactive when $\overrightarrow{\text{RESET}}$ is HIGH. $\overrightarrow{\text{RESET}}$ must be HIGH during normal operation. $\overrightarrow{\text{RESET}}$ is a CMOS rail to rail signal with DC high and low at 80% and 20% of V _{DD} .		
DQ	Input/ Output	Data Input / Output : Bi-directional data bus. If CRC is enabled via Mode register then CRC code is added at the end of Data Burst. Any DQ from DQ0-DQ3 may indicate the internal V _{ref} level during test via Mode Register Setting MR4 A4=High. During this mode, RTT value should be set to Hi-Z. Refer to vendor specific datasheets to determine which DQ is used.		
DQS, DQS	Input/ Output	Data Strobe : Output with read data, input with write data. Edge-aligned with read data, centered in write data. The data strobe DQS is paired with differential signals \overline{DQS} respectively, to provide differential pair signaling to the system during reads and writes. DDR4 SDRAM supports differential data strobe only and does not support single-ended.		
TDQS, TDQS	Output	Termination Data Strobe : TDQS/TDQS is applicable for x8 DRAMs only. When enabled via Mode Register A11 = 0 in MR1, the DRAM will enable the same termination resistance function on TDQS/TDQS that is applied to DQS/DQS. When disabled via mode register A11 = 0 in MR1, DM/DBI/TDQS will provide the data mask function or Data Bus Inversion depending on MR5; A11, A12, A10 and TDQS is not used.		
PAR	Input	Command and Address Parity Input : DDR4 Supports Even Parity check in DRAM with MR setting. Once it's enabled via Register in MR5, then DRAM calculates Parity with ACT, RAS/A16, CAS/A15, WE/A14,BG0-BG1,BA0-BA1 and A16-A0. Command and address inputs shall have parity check performed when commands are latched via the rising edge of CK and when \overline{CS} is low.		
ALERT	Input/ Output	Alert : It has multi functions such as CRC error flag, Command and Address Parity error flag as Output signal. If there is error in CRC, then ALERT goes LOW for the period time interval and goes back HIGH. If there is error in Command Address Parity Check, then ALERT goes LOW for relatively long period until on going DRAM internal recovery transaction to complete. During Connectivity Test mode, this pin works as input. Using this signal or not is dependent on system. In case of not connected as Signal, ALERT Pin must be bounded to V _{DD} on board.		
NC		No connect : No internal electrical connection is present.		
V _{DDQ}	Supply	DQ Power Supply : 1.2V +/- 0.06V		
V _{SSQ}	Supply	DQ Ground		
V _{DD}	Supply	Power Supply : 1.2V +/- 0.06V		
V _{SS}	Supply	Ground		
V _{PP}	Supply	DRAM Activating Power Supply : 2.5V (2.375V min, 2.75V max)		
V _{REFCA}	Supply	Reference voltage for CA		
ZQ	Supply	Reference Pin for ZQ calibration		



Simplified State Diagram





REYOND LIMITS

Basic Functionality

The DDR4 SDRAM is high-speed dynamic random-access memory internally configured as sixteen-banks, 4 bank group with 4 banks for each bank group for x8 and eight-banks.

The DDR4 SDRAM uses a 8n prefetch architecture to achieve high-speed operation. The 8n prefetch architecture is combined with an interface designed to transfer two data words per clock cycle at the I/O pins. A single read or write operation for the DDR4 SDRAM consists of a single 8n-bit wide, four clock data transfer at the internal DRAM core and eight corresponding n-bit wide, one-half clock cycle data transfer at the I/O pins.

Read and write operation to the DDR4 SDRAM are burst oriented, start at a selected location, and continue for a burst length of eight or a 'chopped' burst of four in programmed sequence. Operation begins with the registration of an ACTIVATE Command, which is then followed by a Read or Write command. The address bits registered coincident with the ACTIVATE Command are used to select the bank and row to be activated (BG0-BG1 in x8 select the bankgroup; BA0-BA1 select the bank; A0-A14 select the row; refer to "DDR4 SDRAM Addressing" on Section 2.8 for specific requirements). The address bits registered coincident with the Read or Write command are used to select the starting column location for the burst operation, determine if the auto precharge command is to be issued (via A10), and select BC4 or BL8 mode 'on the fly' (via A12) if enabled in the mode register.

Prior to normal operation, the DDR4 SDRAM must be powered up and initialized in a predefined manner.

The following sections provide detailed information covering device reset and initialization, register definition, command descriptions, and device operation.

Power-up and Initialization Sequence

The following sequence is required for POWER UP and Initialization.

- 1. Apply power (RESET and TEN are recommended to be maintained below $0.2 \times V_{DD}$; all other inputs may be undefined). RESET needs to be maintained below $0.2 \times V_{DD}$ for minimum 200µs with stable power and TEN needs to be maintained below $0.2 \times V_{DD}$ for minimum 700µs with stable power. CKE is pulled "Low" anytime before RESET being de-asserted (min. time 10ns). The power voltage ramp time between 300mV to V_{DD} min must be greater than 200ms; and during the ramp. $V_{DD} \ge V_{DDQ}$ and $(V_{DD}-V_{DDQ}) < 0.3V$. V_{PP} must ramp at the same time or earlier than V_{DD} and V_{PP} must be equal to or higher than V_{DD} at all times.
- $V_{\mbox{\scriptsize DD}}$ and $V_{\mbox{\scriptsize DDQ}}$ are driven from a single power converter output, AND
- The voltage levels on all pins other than V_{DD}, V_{DDQ}, V_{SS}, V_{SSQ} must be less than or equal to V_{DDQ} and V_{DD} on one side and must be larger than or equal to V_{SSQ} and V_{SS} on the other side. In addition, V_{TT} is limited to 0.76V max once power ramp is finished, AND
- V_{REFCA} tracks V_{DD}/2.

Or

- Apply V_{DD} without any slope reversal before or at the same time as V_{DDQ} .
- Apply V_{DDQ} without any slope reversal before or at the same time as V_{TT} & V_{REFCA} .
- Apply V_{PP} without any slope reversal before or at the same time as $V_{\text{DD}}.$
- The voltage levels on all pins other than V_{DD} , V_{DDQ} , V_{SS} , V_{SSQ} must be less than or equal to V_{DDQ} and V_{DD} on one side and must be larger than or equal to V_{SSQ} and V_{SS} on the other side.
- 2. After RESET is deasserted, wait for another 500us until CKE becomes active. During this time, the DRAM will start internal initialization; this will be done independently of external clocks.
- 3. Clocks (CK, CK) need to be started and stabilized for at least 10ns or 5t_{CK} (which is larger) before CKE goes active. Since CKE is a synchronous signal, the corresponding setup time to clock (t_{IS}) must be met. Also a Deselect command must be registered (with t_{IS} set up time to clock) at clock edge Td. Once the CKE registered "High" after Reset, CKE needs to be continuously registered "High" until the initialization sequences finished, including expiration of t_{DLLK} and t_{ZQinit}.
- 4. The DDR4 SDRAM keeps its on-die termination in high-impedance state as long as RESET is asserted. Further, the SDRAM keeps its on-die termination in high impedance state after RESET deassertion until CKE is registered HIGH. The ODT input signal may be in undefined state until t_{IS} before CKE is registered HIGH. When CKE is registered HIGH, the ODT input signal may be statically held at either LOW or HIGH. If RTT_NOM is to be enabled in MR1 the ODT input signal must be statically held LOW. In all cases, the ODT input signal remains static until the power up initialization sequence is finished, including the expiration of t_{DLLK} and t_{zOlnit}.
- 5. After CKE is being registered high, wait minimum of Reset CKE Exit time, t_{XPR}, before issuing the first MRS command to load mode register.(t_{XPR}=Max(t_{XS}, 5t_{CK}))
- 6. Issue MRS Command to load MR3 with all application settings. (To issue MRS command for MR3, provide "Low" to BG0, "High" to BA1, BA0.)
- 7. Issue MRS Command to load MR6 with all application settings. (To issue MRS command for MR6, provide "Low" to BA0, "High" to BG0, BA1.)
- 8. Issue MRS Command to load MR5 with all application settings. (To issue MRS command for MR5, provide "Low" to BA1, "High" to BG0, BA0.)



9. Issue MRS Command to load MR4 with all application settings. (To issue MRS command for MR4, provide "Low" to BA1, BA0, "High" to BG0.)

- 10. Issue MRS Command to load MR2 with all application settings. (To issue MRS command for MR2, provide "Low" to BG0, BA0, "High" to BA1.)
- 11. Issue MRS Command to load MR1 with all application settings. (To issue MRS command for MR1, provide "Low" to BG0, BA1, "High" to BA0.)
- 12. Issue MRS Command to load MR0 with all application settings. (To issue MRS command for MR0, provide "Low" to BG0, BA1, BA0.)
- 13. Issue ZQCL command to starting ZQ calibration.
- 14. Wait for both t_{DLLK} and $t_{ZQ init}$ completed.
- 15. The DDR4 SDRAM is now ready for Read/Write training (include V_{ref} training and Write leveling).



NOTE 1 From time point 'Td' until 'Tk', DES commands must be applied between MRS and ZQCL commands. NOTE 2 MRS Commands must be issued to all Mode Registers that have defined settings.

Reset Initialization with Stable Power

TASF

4 F F T

The following sequence is required for RESET at no power interruption.

1. Asserted RESET below 0.2 * V_{DD} anytime when reset is needed (all other inputs may be undefined). RESET needs to be maintained for minimum t_{PW_RESET}. CKE is pulled "LOW" before RESET being de-asserted (min. time 10ns).

BEYOND LIMITS

INTELLIGENT MEMORY

- 2. Follow steps 2 to 10 in "Power-up Initialization Sequence".
- 3. The Reset sequence is now completed, DDR4 SDRAM is ready for Read/Write training (include V_{ref} training and Write leveling).







Mode Register MR0

Address	Operating Mode	Description	
BG1	RFU	0 = must be programmed to 0 during MRS	
		000 = MR0	
		001 = MR1	
		010 = MR2	
BG0 BA1 BA0	MB Select	011 = MR3	
BOO, BAT.BAO		100 = MR4	
		101 = MR5	
		110 = MR6	
		$111 = RCW^{1}$	
A17, A14	RFU	0 = must be programmed to 0 during MRS	
A13⁵, A11:A9	W/R and RTP ^{2,3}	Write Recovery and Read to Precharge for auto precharge	
		(see Table Write Recovery and Read to Precharge (cycles))	
48	DI L Beset	0 = No	
70	DEE Heset	1 = Yes	
Δ7	ТМ	0 = Normal	
		1 = Test	
A12, A6:A4, A2	CAS Latency ⁴	(see Table CAS Latency)	
42	Road Burst Type	0 = Sequential	
A3	head Burst Type	1 = Interleave	
		00 = 8 (Fixed), Abbreviated BL8MRS	
A1:A0	Burst Longth	01 = BC4 or 8 (on the fly), Abbreviated BC4OTF or BL8OTF	
A1.40	Burst Length	10 = BC4 (Fixed), Abbreviated BC4MRS	
		11 = Reserved	

Notes:

1. Reserved for Register control word setting. DRAM ignores MR command with BG0, BA1; BA0 = 111 and doesn't respond. When RFU MR code setting is inputted, DRAM operation is not defined.

2. WR (write recovery for autoprecharge)min in clock cycles is calculated following rounding algorithm. The WR value in the mode register must be programmed to be equal or larger than WRmin. The programmed WR value is used with the to determine total.

3. The table shows the encodings for Write Recovery and internal Read command to Precharge command delay. For actual Write recovery timing, please refer to AC timing table.

4. The table only shows the encodings for a given CAS Latency. For actual supported CAS Latency, please refer to speed bin tables for each frequency. CAS Latency controlled by A12 is optional for 4Gb device.

5. A13 for WR and RTP setting is optional for 4Gb.

Write Recovery and Read to Precharge (cycles)

A13	A11	A10	A9	WR	RTP
0	0	0	0	10	5
0	0	0	1	12	6
0	0	1	0	14	7
0	0	1	1	16	8
0	1	0	0	18	9
0	1	0	1	20	10
0	1	1	0	24	12
0	1	1	1	22	11
1	0	0	0	26	13
1	0	0	1	Reserved	Reserved
1	0	1	0	Reserved	Reserved
1	0	1	1	Reserved	Reserved
1	1	0	0	Reserved	Reserved
1	1	0	1	Reserved	Reserved
1	1	1	0	Reserved	Reserved
1	1	1	1	Reserved	Reserved



CAS Latency

A12	A6	A5	A4	A2	CAS Latency
0	0	0	0	0	9
0	0	0	0	1	10
0	0	0	1	0	11
0	0	0	1	1	12
0	0	1	0	0	13
0	0	1	0	1	14
0	0	1	1	0	15
0	0	1	1	1	16
0	1	0	0	0	18
0	1	0	0	1	20
0	1	0	1	0	22
0	1	0	1	1	24
0	1	1	0	0	23
0	1	1	0	1	17
0	1	1	1	0	19
0	1	1	1	1	21
1	0	0	0	0	25
1	0	0	0	1	26
1	0	0	1	0	27 (only 3DS available)
1	0	0	1	1	28
1	0	1	0	0	reserved for 29
1	0	1	0	1	30
1	0	1	1	0	reserved for 31
1	0	1	1	1	32
1	1	0	0	0	reserved



Mode Register MR1

BG1 RFU 0 = must be programmed to 0 during MRS BG0, BA1:BA0 MR Select 000 = MR0 001 = MR1 010 = MR2 011 = MR3 100 = MR4 101 = MR5 110 = MR6 111 = RCW ³ A17, A14 RFU 0 = must be programmed to 0 during MRS A17, A14 RFU 0 = must be programmed to 0 during MRS A17, A14 RFU 0 = must be programmed to 0 during MRS A13, A6, A5 Rx CTLE control 000 = Vendor Optimized Setting (default) 001 = vendor defined 101 = vendor defined 101 = vendor defined 101 = vendor defined A12 Qoff ⁴ 0 = Output buffer disabled A11 TDQS enable 0 = Disable 1 = Enable A10, A9, A8 RTT_NOM (see Table RTT_NOM) A7 Write Leveling Enable 0 = 0(AL disabled) 01 = CL-2 11 = Reserved A4, A3 Additive Latency 00 = 0(AL disabled) 01 = CL-2 11 = Reserved	Address	Operating Mode	Description
BG0, BA1:BA0 MR Select 000 = MR0 001 = MR1 010 = MR2 011 = MR3 100 = MR4 101 = MR3 100 = MR4 101 = MR5 A17, A14 RFU 0 = must be programmed to 0 during MRS 111 = RCW ³ A17, A14 RFU 0 = must be programmed to 0 during MRS A13, A6, A5 Rx CTLE control 000 = Vendor Optimized Setting (default) 001 = vendor defined 010 = vendor defined 010 = vendor defined 110 = vendor defined 111 = vendor defined A12 Qoff ¹ 0 = Output buffer enabled 1 = Output buffer enabled 1 = Cutput buffer disabled A11 TDQS enable 0 = Disable 1 = Enable A10, A9, A8 RTT_NOM (see Table RTT_NOM) A7 Write Leveling Enable 0 = 0(AL disabled) 0 = 0(AL disabled) 0 = 0(L disabled) 0 = CL-2 11 = Reserved A2, A1 Output Driver Impedance Output Driver Impedance (see Table Putput Driver Impedance Control)	BG1	RFU	0 = must be programmed to 0 during MRS
BG0, BA1:BA0 MR Select 001 = MR1 010 = MR2 011 = MR3 100 = MR4 101 = MR5 110 = MR6 111 = RCW ³ A17, A14 RFU 0 = must be programmed to 0 during MRS 000 = Vendor Optimized Setting (default) 001 = vendor defined 010 = vendor defined 011 = vendor defined 100 = vendor defined 100 = vendor defined 101 = vendor defined A12 Qoff ¹ 0 = Output buffer enabled 1 = Output buffer enabled 1 = Enable A11 TDQS enable 1 = Enable 0 = Disable 1 = Enable A10, A9, A8 RTT_NOM (see Table RTT_NOM) A7 Write Leveling Enable 0 = Oisable 1 = Enable A4, A3 Additive Latency 00 = 0(AL disabled) 00 = 0(AL disabled) 01 = CL-2 11 = Reserved			000 = MR0
BG0, BA1:BA0 MR Select 010 = MR2 011 = MR3 100 = MR4 101 = MR5 110 = MR6 111 = RCW ³ A17, A14 RFU 0 = must be programmed to 0 during MRS A17, A14 RFU 0 = must be programmed to 0 during MRS A13, A6, A5 Rx CTLE control 000 = Vendor Optimized Setting (default) 001 = vendor defined 010 = vendor defined A13, A6, A5 Rx CTLE control 011 = vendor defined 100 = vendor defined A12 Qoff ¹ 0 = Output buffer enabled 110 = vendor defined A11 TDQS enable 1 = Cutput buffer enabled 1 = Enable A10, A9, A8 RTT_NOM (see Table RTT_NOM) A7 Write Leveling Enable 0 = Disable 1 = Enable A4, A3 Additive Latency 00 = 0(AL disabled) 01 = CL-2 11 = Reserved A2, A1 Output Driver Impedance (see Table Qutput Driver Impedance Control)			001 = MR1
BG0, BA1:BA0 MR Select 011 = MR3 100 = MR4 101 = MR5 110 = MR5 A17, A14 RFU 0 = must be programmed to 0 during MRS A17, A14 RFU 0 = must be programmed to 0 during MRS A13, A6, A5 Rx CTLE control 000 = Vendor Optimized Setting (default) 001 = vendor defined 010 = vendor defined 100 = vendor defined 100 = vendor defined A12 Qoff ¹ 0 = Output buffer enabled 111 = vendor defined A11 TDQS enable 0 = Disable 1 = Enable A10, A9, A8 RTT_NOM (see Table RTT_NOM) A7 Write Leveling Enable 0 = Output Diver Impedance A4, A3 Output Driver Impedance 00 = Qutput Driver Impedance Control)			010 = MR2
BG0, BA1:BA0 MR Select 100 = MR4 101 = MR5 110 = MR6 111 = RCW ³ 111 = RCW ³ A17, A14 RFU 0 = must be programmed to 0 during MRS A13, A6, A5 Rx CTLE control 000 = Vendor Optimized Setting (default) A13, A6, A5 Rx CTLE control 011 = vendor defined A12 Qoff ¹ 0 = Output buffer disabled A11 TDQS enable 0 = Disable A10, A9, A8 RTT_NOM (see Table RTT_NOM) A7 Write Leveling Enable 0 = Disable A4, A3 Additive Latency 00 = O(AL disabled) A4, A3 Output Driver Impedance (see Table Qutput Driver Impedance Control)			011 = MR3
A17, A14 RFU 0 = must be programmed to 0 during MRS A17, A14 RFU 0 = must be programmed to 0 during MRS A13, A6, A5 Rx CTLE control 000 = Vendor Optimized Setting (default) A13, A6, A5 Rx CTLE control 001 = vendor defined A13, A6, A5 Rx CTLE control 011 = vendor defined A13, A6, A5 Rx CTLE control 001 = vendor defined A13, A6, A5 Rx CTLE control 011 = vendor defined A11 vendor defined 101 = vendor defined A12 Qoff1 0 = Output buffer enabled A11 TDQS enable 1 = Output buffer disabled A11 TDQS enable 0 = Disable A10, A9, A8 RTT_NOM (see Table RTT_NOM) A7 Write Leveling Enable 0 = OLQL to tisabled A4, A3 Additive Latency 01 = CL-1 A2, A1 Output Driver Impedance 00 = OLQL to triver Impedance Control)	BG0, BA1:BA0	MR Select	100 = MR4
A17, A14 RFU 0 = must be programmed to 0 during MRS A17, A14 RFU 0 = wust be programmed to 0 during MRS A17, A14 RFU 0 = wust be programmed to 0 during MRS A13, A6, A5 Rx CTLE control 000 = Vendor Optimized Setting (default) A13, A6, A5 Rx CTLE control 01 = vendor defined A13, A6, A5 Rx CTLE control 01 = vendor defined A12 Qoff ¹ 10 = vendor defined A11 TDQS enable 0 = Disable A11 TDQS enable 0 = Disable A10, A9, A8 RTT_NOM (see Table RTT_NOM) A7 Write Leveling Enable 0 = 0(AL disabled) A4, A3 Additive Latency 00 = 0(AL disabled) A2, A1 Output Driver Impedance (see Table Output Driver Impedance Control)			101 = MR5
A17, A14RFU0 = must be programmed to 0 during MRSA17, A14RFU0 = must be programmed to 0 during MRSA13, A6, A5Rx CTLE control000 = Vendor Optimized Setting (default) 001 = vendor defined 010 = vendor defined 100 = vendor defined 100 = vendor defined 101 = vendor defined 10 = Disable 1 = EnableA10, A9, A8RTT_NOM0 = Disable 1 = Enable 1 = EnableA7Write Leveling Enable 0 = 0(AL disabled) 0 = 0(AL disabled) 0 = 0(AL disabled) 0 = CL-1 10 = CL-2 11 = ReservedA2, A1Output Driver Impedance 0 evalueA2, A1Output Driver Impedance 0 evalue			110 = MR6
A17, A14RFU0 = must be programmed to 0 during MRSA17, A14RFU00 = Vendor Optimized Setting (default) 001 = vendor defined 010 = vendor defined 010 = vendor defined 100 = vendor defined 100 = vendor defined 101 = vendor defined 10 = Disable 1 = EnableA10, A9, A8RTT_NOM Write Leveling Enable0 = Disable 1 = Enable 0 = 0(AL disabled) 01 = CL-1 10 = CL-2 11 = ReservedA4, A3Output Driver Impedance Output Driver Impedance Control)0 = Tiver Impedance Control)			111 = RCW ³
A13, A6, A5Rx CTLE control000 = Vendor Optimized Setting (default) 001 = vendor defined 010 = vendor defined 010 = vendor defined 100 = vendor defined 100 = vendor defined 101 = vendor defined 0 = Output buffer disabled 1 = Output buffer disabledA12Qoff10 = Output buffer disabled 1 = Output buffer disabled 1 = Output buffer disabled 1 = EnableA11TDQS enable 1 = Enable0 = Disable 1 = Enable 1 = EnableA10, A9, A8RTT_NOM Virte Leveling Enable0 = Disable 1 = EnableA4, A3Additive Latency00 = 0(AL disabled) 01 = CL-1 10 = CL-2 11 = ReservedA2, A1Output Driver Impedance Output Driver Impedance Control)	A17, A14	RFU	0 = must be programmed to 0 during MRS
A13, A6, A5Rx CTLE control001 = vendor defined 010 = vendor defined 011 = vendor defined 100 = vendor defined 100 = vendor defined 101 = vendor defined 111 = vendor defined 0 = Output buffer disabled 0 = Disable 1 = EnableA12Qoff10 = Output buffer disabled 1 = Output buffer disabled 1 = EnableA11TDQS enable 1 = Enable0 = Disable 1 = EnableA10, A9, A8RTT_NOM Write Leveling Enable0 = Disable 1 = EnableA7Write Leveling Enable 0 = O(AL disabled) 0 = CL-2 11 = Reserved00 = 0(AL disabled) 01 = CL-2 11 = ReservedA2, A1Output Driver Impedance Output Driver Impedance Output Driver Impedance Control)(see Table Output Driver Impedance Control)			000 = Vendor Optimized Setting (default)
A13, A6, A5Rx CTLE control010 = vendor defined 011 = vendor defined 100 = vendor defined 101 = vendor defined 110 = vendor defined 110 = vendor defined 111 = output buffer enabled 1 = Output buffer enabled 1 = Output buffer disabledA12Qoff10 = Output buffer enabled 1 = Output buffer disabledA11TDQS enable 1 = Enable0 = Disable 1 = EnableA10, A9, A8RTT_NOM Write Leveling Enable0 = Disable 1 = EnableA7Write Leveling Enable 0 = 0 = 0 = 0 = 0 = 0 = 0 = 0 = 0 = 0 =			001 = vendor defined
A13, A6, A5Rx CTLE control011 = vendor defined 100 = vendor defined 101 = vendor defined 110 = vendor defined 110 = vendor defined 111 = vendor defined 111 = vendor definedA12Qoff10 = Output buffer enabled 1 = Output buffer enabled 1 = Output buffer disabledA11TDQS enable0 = Disable 1 = EnableA10, A9, A8RTT_NOM(see Table RTT_NOM)A7Write Leveling Enable0 = Disable 1 = EnableA4, A3Additive Latency00 = 0(AL disabled) 01 = CL-1 10 = CL-2 11 = ReservedA2, A1Output Driver Impedance Output Driver Impedance Output Driver Impedance(see Table Output Driver Impedance Control)			010 = vendor defined
A13, A5, A5HX CILE control100 = vendor defined 101 = vendor defined 110 = vendor defined 111 = vendor definedA12Qoff10 = Output buffer enabled 1 = Output buffer disabledA12Qoff10 = Output buffer disabledA11TDQS enable0 = Disable 1 = EnableA10, A9, A8RTT_NOM(see Table RTT_NOM)A7Write Leveling Enable1 = EnableA4, A3Additive Latency00 = O(AL disabled) 01 = CL-1 10 = CL-2 11 = ReservedA2, A1Output Driver Impedance Output Driver Impedance Output Driver Impedance		Rx CTLE control	011 = vendor defined
A12Ooff10 = Output buffer enabled 11 = vendor definedA12Ooff10 = Output buffer enabled 1 = Output buffer disabledA11TDQS enable0 = Disable 1 = EnableA10, A9, A8RTT_NOM(see Table RTT_NOM)A7Write Leveling Enable0 = Disable 1 = EnableA4, A3Additive Latency00 = O(AL disabled)A2, A1Output Driver Impedance Output Driver Impedance Output Driver Impedance Output Driver Impedance	A 13, A6, A5		100 = vendor defined
110 = vendor definedA12Qoff1A12Qoff1A11TDQS enableA11TDQS enableA10, A9, A8RTT_NOMA7Write Leveling EnableA7Write Leveling Enable0 = 0 (AL disabled)0 = 0 (AL disabled)0 = 0 (AL disabled)0 = 0 (AL disabled)1 = EnableA4, A3Additive LatencyA2, A1Output Driver ImpedanceOutput Driver Impedance(see Table Output Driver Impedance Control)			101 = vendor defined
A12Qoff1111 = vendor definedA12Qoff10 = Output buffer enabledA11TDQS enable0 = DisableA10, A9, A8RTT_NOM(see Table RTT_NOM)A7Write Leveling Enable0 = DisableA4, A3Additive Latency00 = 0(AL disabled)A2, A1Output Driver Impedance00 = Output Driver ImpedanceA2, A1Output Driver Impedance(see Table Output Driver Impedance Control)			110 = vendor defined
A12Qoff10 = Output buffer enabled 1 = Output buffer disabledA11TDQS enable0 = Disable 1 = EnableA10, A9, A8RTT_NOM(see Table RTT_NOM)A7Write Leveling Enable0 = Disable 1 = EnableA4, A3Additive Latency00 = 0(AL disabled) 01 = CL-1 10 = CL-2 11 = ReservedA2, A1Output Driver Impedance Output Driver Impedance Output Driver Impedance Output Driver Impedance			111 = vendor defined
A12 Cont 1 = Output buffer disabled A11 TDQS enable 0 = Disable 1 = Enable 1 = Enable A10, A9, A8 RTT_NOM (see Table RTT_NOM) A7 Write Leveling Enable 0 = Disable A7 Write Leveling Enable 0 = Disable A7 Additive Latency 00 = 0(AL disabled) A4, A3 Additive Latency 00 = 0(L-1 A2, A1 Output Driver Impedance (see Table Output Driver Impedance Control)	410	Ooff1	0 = Output buffer enabled
A11 TDQS enable 0 = Disable 1 = Enable A10, A9, A8 RTT_NOM (see Table RTT_NOM) A7 Write Leveling Enable 0 = Disable 1 = Enable A4, A3 Additive Latency 00 = 0(AL disabled) 01 = CL-1 10 = CL-2 11 = Reserved A2, A1 Output Driver Impedance Output Driver Impedance (see Table Output Driver Impedance Control)	AIZ	Qui	1 = Output buffer disabled
ATT I DOGS enable 1 = Enable A10, A9, A8 RTT_NOM (see Table RTT_NOM) A7 Write Leveling Enable 0 = Disable A7 Write Leveling Enable 0 = Disable A4, A3 Additive Latency 00 = 0(AL disabled) A2, A1 Output Driver Impedance 01 = CL-1 A2, A1 Output Driver Impedance (see Table Output Driver Impedance Control)	A 1 1	TDOS anabla	0 = Disable
A10, A9, A8 RTT_NOM (see Table RTT_NOM) A7 Write Leveling Enable 0 = Disable A7 Write Leveling Enable 1 = Enable A4, A3 Additive Latency 00 = 0(AL disabled) A2, A1 Output Driver Impedance 11 = Reserved			1 = Enable
A7 Write Leveling Enable 0 = Disable 1 = Enable A4, A3 Additive Latency 00 = 0(AL disabled) 01 = CL-1 10 = CL-2 11 = Reserved A2, A1 Output Driver Impedance 0 Output Driver Impedance 0 Output Driver Impedance 0 Output Driver Impedance 0 Output Driver Impedance (see Table Output Driver Impedance Control)	A10, A9, A8	RTT_NOM	(see Table RTT_NOM)
A7 Write Leveling Enable 1 = Enable 1 = Enable 00 = 0(AL disabled) 01 = CL-1 A4, A3 Additive Latency 01 = CL-2 11 = Reserved 11 = Reserved	A 7	Write Leveling Enable	0 = Disable
A4, A3 Additive Latency 00 = 0(AL disabled) A4, A3 Additive Latency 01 = CL-1 10 = CL-2 11 = Reserved	A7	White Leveling Enable	1 = Enable
A4, A3 Additive Latency 01 = CL-1 10 = CL-2 11 = Reserved A2, A1 Output Driver Impedance Output Driver Impedance (see Table Output Driver Impedance Control)			00 = 0(AL disabled)
Additive Latency 10 = CL-2 11 = Reserved 11 = Reserved A2, A1 Output Driver Impedance (see Table Output Driver Impedance Control)	A4 A2	Additive Latency	01 = CL-1
A2, A1 Output Driver Impedance (see Table Output Driver Impedance Control)	A4, A3	Additive Latency	10 = CL-2
A2, A1 Output Driver Impedance (see Table Output Driver Impedance Control)			11 = Reserved
L Control	A2, A1 Output Driver Impedance		(see Table Output Driver Impedance Control)
$0 = \text{Disable}^2$		Control	$0 = \text{Disable}^2$
A0 DLL Enable 1 = Enable	AO	DLL Enable	1 = Enable

Notes:

1. Output disabled - DQs, DQS_ts, DQS_cs.

2. States reserved to "0 as Disable" with respect to DDR4.

3. Reserved for Register control word setting. DRAM ignores MR command with BG0, BA1; BA0 = 111 and doesn't respond. When RFU MR mode setting is inputted, DRAM operation is not defined.



RTT_NOM

A10	A9	A8	RTT_NOM
0	0	0	RTT_NOM Disable
0	0	1	RZQ/4
0	1	0	RZQ/2
0	1	1	RZQ/6
1	0	0	RZQ/1
1	0	1	RZQ/5
1	1	0	RZQ/3
1	1	1	RZQ/7

Output Driver Impedance Control

A2	A1	Output Driver Impedance Control
0	0	RZQ/7
0	1	RZQ/5
1	0	Reserved
1	1	Reserved





Mode Register MR2

Address	Operating Mode	Description
BG1	RFU	0 = must be programmed to 0 during MRS
		000 = MR0
		001 = MR1
		010 = MR2
	MB Select	011 = MR3
BGU, BAT.BAU	MR Select	100 = MR4
		101 = MR5
		110 = MR6
		111 = RCW ¹
A17, A14	RFU	0 = must be programmed to 0 during MRS
A13	RFU	0 = must be programmed to 0 during MRS
410		0 = Disable
A12	White CRC	1 = Enable
A11, A10:A9	RTT_WR	(see Table RTT_WR)
A8, A2	RFU	0 = must be programmed to 0 during MRS
		00 = Manual Mode (Normal Operating Temperature Range)
47:46	Low Power Auto Self	01 = Manual Mode (Reduced Operating Temperature Range)
A7.A6	Refresh (LP ASR)	10 = Manual Mode (Extended Operating Temperature Range)
		11 = ASR Mode (Auto Self Refresh)
A5:A3	CAS Write Latency (CWL)	(see Table CWL (CAS Write Latency))
A1:A0	RFU	0 = must be programmed to 0 during MRS

Notes:

1. Reserved for Register control word setting. DRAM ignores MR command with BG0, BA1; BA0 = 111 and doesn't respond. When RFU MR mode setting is inputted, DRAM operation is not defined.

RTT_WR

A11	A10	A9	RTT_WR
0	0	0	Dynamic ODT Off
0	0	1	RZQ/2
0	1	0	RZQ/1
0	1	1	Hi-Z
1	0	0	RZQ/3
1	0	1	Reserved
1	1	0	Reserved
1	1	1	Reserved

CWL (CAS Write Latency)

A5	A4	A3	CWL	Operating Dat for 1 tск Wr	a Rate in MT/s ite Preamble	Operating Dat for 2 tcк Wri	a Rate in MT/s te Preamble ¹
				1st Set	2nd Set	1st Set	2nd Set
0	0	0	9	1600	-	-	-
0	0	1	10	1866	-	-	-
0	1	0	11	2133	1600	-	-
0	1	1	12	2400	1866	-	-
1	0	0	14	2666	2133	2400	-
1	0	1	16	2933/3200	2400	2666	2400
1	1	0	18	-	2666	2933/3200	2666
1	1	1	20	-	2933/3200	-	2933/3200

Notes:

1. The 2 t_{CK} Write Preamble is valid for DDR4-2400/2666/2933/3200 Speed Grade. For the 2nd Set of 2 t_{CK} Write Preamble, no additional CWL is needed.





Mode Register MR3

Address	Operating Mode	Description				
BG1	RFU	0 = must be programmed to 0 during MRS				
		000 = MR0				
		001 = MR1				
		010 = MR2				
	MD Calaat	011 = MR3				
BGU, BAT:BAU	MR Select	100 = MR4				
		101 = MR5				
		110 = MR6				
		111 = RCW ¹				
A17, A14	RFU	0 = must be programmed to 0 during MRS				
A13	RFU	0 = must be programmed to 0 during MRS				
		00 = Serial				
A10.11		01 = Parallel				
A12:11	MPR Read Format	10 = Staggered				
		11 = Reserved				
A10-A9	Write CMD Latency when	(see Table MR3 A<10:9> Write Command Latency when CRC				
A10.A9	CRC and DM are enabled	and DM are both enabled)				
A8:A6	Fine Granularity Refresh Mode	(see Table Fine Granularity Refresh Mode)				
A.E.		0 = disabled				
A5	Temperature sensor readout	1 = enabled				
0.1	Por DPAM Addroscobility	0 = Disable				
	Fei Dhaw Addressability	1 = Enable				
42	Goordown Modo	0 = 1/2 Rate				
A3	Geardown Mode	1 = 1/4 Rate				
42	MPR Operation	0 = Normal				
		1 = Dataflow from/to MPR				
		00 = Page0				
		01 = Page1				
A1:A0	MPR page Selection	10 = Page2				
		11 = Page3				
		(see Table MPR Data Format)				

Notes:

1. Reserved for Register control word setting. DRAM ignores MR command with BG0, BA1; BA0 = 111 and doesn't respond. When RFU MR mode setting is inputted, DRAM operation is not defined.

Fine Granularity Refresh Mode

A8	A7	A6	Fine Granularity Refresh
0	0	0	Normal (Fixed 1x)
0	0	1	Fixed 2x
0	1	0	Fixed 4x
0	1	1	Reserved
1	0	0	Reserved
1	0	1	Enable on the fly 2x
1	1	0	Enable on the fly 4x
1	1	1	Reserved



MR3 A<10:9> Write Command Latency when CRC and DM are both enabled

A10	A9	CRC+DM Write Command Latency	Operating Data Rate
0	0	4nCK	1600
0	1	5nCK	1866, 2133, 2400, 2666
1	0	6nCK	2933, 3200
1	1	RFU	RFU

MPR Data Format

MPR page0 (Training Pattern)

Address	MPR Location	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	note
	00 = MPR0	0	1	0	1	0	1	0	1	
	01 = MPR1	0	0	1	1	0	0	1	1	Read/Write
BA1:BA0	10 = MPR2	0	0	0	0	1	1	1	1	(default value)
	11 = MPR3	0	0	0	0	0	0	0	0	

MPR page1 (CA Parity Error Log)

Address	MPR Location	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	note
	00 = MPR0	A[7]	A[6]	A[5]	A[4]	A[3]	A[2]	A[1]	A[0]	
	01 = MPR1	CAS/A15	WE/A14	A[13]	A[12]	A[11]	A[10]	A[9]	A[8]	Deed
BA1:BA0	10 = MPR2	PAR	ACT	BG[1]	BG[0]	BA[1]	BA[0]	A[17]	RAS/A16	only
	11 - 0		CA Parity	CA	Parity Later	icy ⁴				
11 = MPR3	Status	Error Status	MR5.A[2]	MR5.A[1]	MR5.A[0]	C[2]	C[1]	C[0]		

Notes:

1. MPR used for C/A parity error log readout is enabled by setting A[2] in MR3.

2. For higher density of DRAM, where A[17] is used, MPR2[1] should be treated as don't care.

3. If a device is used in monolithic application, where C[2:0] are not used, then MPR3[2:0] should be treated as don't care.

4. MPR3 bit 0~2 (CA parity latency) reflects the latest programmed CA parity latency values.





BEYOND LIMITS

MPR page2 (MRS Readout)

Address	MPR Location	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	note	
	00 =	hPPR	sPPR	RTT_WR	Temperati Sta	ure Sensor atus	CRC Write Enable	Rt	t_WR		
	MPRU	-	-	MR2	-	-	MR2	I	MR2		
		-	-	A11	-	-	A12	A10	A9		
	01 =	V _{REF} DQ Tmg range		V _{REF} DQ training Value					Geardown Enable		
BA1:BA0	MPR1	MR6	MR6						MR3	Read-	
		A6	A5	A4	A3	A2	A1	A0	A3	only	
	10		С	CAS Latency CAS Write L					tency		
	10 = MDD2			MR0				MR2			
	WPR2	MPRZ	A6	A5	A4	A2	A12	A5	A4	A3	
			Rtt_Nom			Rtt_Park		Driver I			
			MR1			MR5		I	MR1		
	WIFRS	A10	A9	A6	A8	A7	A6	A2	A1		

MR3 bit for Temperature Sensor Readout

MR3 bit A5 = 1: DRAM updates the temperature sensor status to MPR Page 2 (MPR0 bits A4:A3). Temperature data is guaranteed by the DRAM to be no more than 32ms old at the time of MPR Read of the Temperature Sensor Status bits.

MR3 bit A5 = 0: DRAM disables updates to the temperature sensor status in MPR Page2 (MPR0-bit A4:A3)

MPR0 bit A4	MPR0 bit A3	Refresh Rate Range
0	0	Sub 1X refresh (> t _{REFI})
0	1	1X refresh rate (= t _{REFI})
1	0	2X refresh rate (1/2 * t _{REFI})
1	1	rsvd

MPR page0 (Training Pattern)

Address	MPR Location	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	note
	00 =	don't								
	MPR0	care								
	01 =	don't								
	MPR1	care	Read-							
BA1:BA0	10 =	don't	only							
	MPR2	care								
	11 =	don't	don't	don't	don't	MAG	MAG	MAG	MAG	
	MPR3	care	care	care	care	MAC	MAC	MAC	MAC	

Notes:

1. MPR page3 is specifically assigned to DRAM. Actual encoding method is vendor specific.



INTELLIGENT MEMORY

Mode Register MR4

Address	Operating Mode	Description
BG1	RFU	0 = must be programmed to 0 during MRS
		000 = MR0
		001 = MR1
		010 = MR2
		011 = MR3
BG0, BA1:BA0	MR Select	100 = MR4
		101 = MR5
		110 = MR6
		111 = RCW ¹
A17, A14	RFU	0 = must be programmed to 0 during MRS
		0 = Disable
A13	hPPR	1 = Enable
		0 = 1 nCK
A12	Write Preamble	1 = 2 nCK
		0 = 1 nCK
A11	Read Preamble	1 = 2 nCK
	Read Preamble Training	0 = Disable
A10	Mode	1 = Enable
		0 = Disable
A9	Self Refresh Abort	1 = Enable
		000 = Disable
		001 = 3
		010 = 4
		011 = 5
A8:A6	CS to CMD/ADDR Latency	100 = 6
	Mode (cycles)	101 = 8
		110 = Reserved
		111 = Reserved
		(see Table CS to CMD / ADDR Latency Mode Setting)
45		0 = Disable
A5	SPPR	1 = Enable
		0 = Disable
A4	Internal V _{REF} Monitor	1 = Enable
	Temperature Controlled	0 = Disable
A3	Refresh Mode	1 = Enable
	Temperature Controlled	0 = Normal
H2	Refresh Range	1 = Extended
	Maximum Power Down	0 = Disable
	Mode	1 = Enable
A0	RFU	0 = must be programmed to 0 during MRS

Notes:

1. Reserved for Register control word setting. DRAM ignores MR command with BG0, BA1; BA0 = 111 and doesn't respond. When RFU MR mode setting is inputted, DRAM operation is not defined.





CS to CMD / ADDR Latency Mode Setting

A8	A7	A6	CAL
0	0	0	Disable
0	0	1	3
0	1	0	4
0	1	1	5
1	0	0	6
1	0	1	8
1	1	0	Reserved
1	1	1	Reserved



Mode Register MR5

Address	Operating Mode	Description			
BG1	RFU	0 = must be programmed to 0 during MRS			
		000 = MR0 001 = MR1 010 = MR2			
BG0, BA1:BA0	MR Select	011 = MR3			
		100 = MR4 101 = MR5			
		110 = MR6 111 = RCW ¹			
A17, A14	RFU	0 = must be programmed to 0 during MRS			
A13	RFU	0 = must be programmed to 0 during MRS			
A12	Read DBI	0 = Disable 1 = Enable			
A11	Write DBI	0 = Disable 1 = Enable			
A10	Data Mask	0 = Disable 1 = Enable			
A9	CA parity Persistent Error	0 = Disable 1 = Enable			
A8:A6	RTT_PARK	(see Table RTT_PARK)			
A5	ODT Input Buffer during Power Down mode	0 = ODT input buffer is activated 1 = ODT input buffer is deactivated			
A4	C/A Parity Error Status	0 = Clear 1 = Error			
A3	CRC Error Clear	0 = Clear 1 = Error			
A2:A0	C/A Parity Latency Mode	(see Table C/A Parity Latency Mode)			

Notes:

1. Reserved for Register control word setting. DRAM ignores MR command with BG0, BA1; BA0 = 111 and doesn't respond. When RFU MR mode setting is inputted, DRAM operation is not defined.

2. When RTT_NOM Disable is set in MR1, A5 of MR5 will be ignored.

RTT_PARK

A8	A7	A6	RTT_PARK
0	0	0	RTT_PARK Disable
0	0	1	RZQ/4
0	1	0	RZQ/2
0	1	1	RZQ/6
1	0	0	RZQ/1
1	0	1	RZQ/5
1	1	0	RZQ/3
1	1	1	RZQ/7



C/A Parity Latency Mode

A2	A1	A0	PL	Speed Bin
0	0	0	Disable	-
0	0	1	4	1600, 1866, 2133
0	1	0	5	2400, 2666
0	1	1	6	2933, 3200
1	0	0	8	RFU
1	0	1	Reserved	-
1	1	0	Reserved	-
1	1	1	Reserved	-

Notes:

1. Parity latency must be programmed according to timing parameters by speed grade table.



Mode Register MR6

Address	Operating Mode	Description		
BG1	RFU	0 = must be programmed to 0 during MRS		
		000 = MR0		
		001 = MR1		
		010 = MR2		
	MD Colect	011 = MR3		
BGU, BAT.BAU	MR Select	100 = MR4		
		101 = MR5		
		110 = MR6		
		111 = RCW ¹		
A17, A14	RFU	0 = must be programmed to 0 during MRS		
A13, A9, A8	RFU	0 = must be programmed to 0 during MRS		
A12:A10	t _{CCD_L}	(see Table t _{CCD_L} & t _{DLLK})		
47		0 = Disable (Normal operation Mode)		
A7	V _{REFDQ} Training Enable	1 = Enable (Training Mode)		
A6	VREFDQ Training Range	(see Table V _{REFDQ} Training: Range)		
A5:A0	V _{REFDQ} Training Value	(see Table V _{REFDQ} Training: Values)		

Notes:

1. Reserved for Register control word setting. DRAM ignores MR command with BG0, BA1; BA0 = 111 and doesn't respond.

C/A Parity Latency Mode

A12	A11	A10	tCCD_L.min (nCK) ¹	tDLLKmin (nCK) ¹	Note
0	0	0	4		Data rate ≤ 1333Mbps
0	0	1	5	597	1333Mbps < Data rate ≤ 1866Mbps (1600/1866Mbps)
0	1	0	6	768	1866Mbps < Data rate ≤ 2400Mbps (2133/2400Mbps)
0	1	1	7	1004	2400Mbps < Data rate ≤ 2666Mbps (2666Mbps)
1	0	0	8	1024	2666Mbps < Data rate ≤ 3200Mbps (2933/3200Mbps)
1	0	1			-
1	1	0	Reserved	-	-
1	1	1			-

Notes:

1. t_{CCD_L} / t_{DLLK} should be programmed according to the value defined in AC parameter table per operating frequency.



VREFDQ Training: Range

VREFDQ Training: Values

A6	VREFDQ Range
0	Range 1
1	Range 2

A5:A0	Range1	Range2
00 0000	60.00%	45.00%
00 0001	60.65%	45.65%
00 0010	61.30%	46.30%
00 0011	61.95%	46.95%
00 0100	62.60%	47.60%
00 0101	63.25%	48.25%
00 0110	63.90%	48.90%
00 0111	64.55%	49.55%
00 1000	65.20%	50.20%
00 1001	65.85%	50.85%
00 1010	66.50%	51.50%
001011	67.15%	52.15%
00 1100	67.80%	52.80%
00 1101	68.45%	53.45%
00 1110	69.10%	54.10%
00 1111	69.75%	54.75%
01 0000	70.40%	55.40%
01 0001	71.05%	56.05%
01 0010	71.70%	56.70%
01 0011	72.35%	57.35%
01 0100	73.00%	58.00%
01 0101	73.65%	58.65%
01 0110	74.30%	59.30%
01 0111	74.95%	59.95%
01 1000	75.60%	60.60%
01 1001	76.25%	61.25%

A5:A0	Range1	Range2
01 1010	76.90%	61.90%
01 1011	77.55%	62.55%
01 1100	78.20%	63.20%
01 1101	78.85%	63.85%
01 1110	79.50%	64.50%
01 1111	80.15%	65.15%
10 0000	80.80%	65.80%
10 0001	81.45%	66.45%
10 0010	82.10%	67.10%
10 0011	82.75%	67.75%
10 0100	83.40%	68.40%
10 0101	84.05%	69.05%
10 0110	84.70%	69.70%
10 0111	85.35%	70.35%
10 1000	86.00%	71.00%
10 1001	86.65%	71.65%
10 1010	87.30%	72.30%
10 1011	87.95%	72.95%
10 1100	88.60%	73.60%
10 1101	89.25%	74.25%
10 1110	89.90%	74.90%
10 1111	90.55%	75.55%
11 0000	91.20%	76.20%
11 0001	91.85%	76.85%
11 0010	92.50%	77.50%
11 0011 to 11 1111	Reserved	Reserved

Mode Register MR7 Ignore

The DDR4 SDRAM shall ignore any access to MR7 for all DDR4 SDRAM. Any bit setting within MR7 may not take any effect in the DDR4 SDRAM.





Burst Length, Type and Order

Burst Length	Read/Write	Starting Column Address (A2, A1, A0)	Burst type = Sequential (decimal) A3=0	Burst type = Interleave (decimal) A3=1
		000	0, 1, 2, 3, T, T, T, T	0, 1, 2, 3, T, T, T, T
		001	1, 2, 3, 0, T, T, T, T	1, 0, 3, 2, T, T, T, T
		010	2, 3, 0, 1, T, T, T, T	2, 3, 0, 1, T, T, T, T
		011	3, 0, 1, 2, T, T, T, T	3, 2, 1, 0, T, T, T, T
4.04	READ	100	4, 5, 6, 7, T, T, T, T	4, 5, 6, 7, T, T, T, T
4 Chop		101	5, 6, 7, 4, T, T, T, T	5, 4, 7, 6, T, T, T, T
		110	6, 7, 4, 5, T, T, T, T	6, 7, 4, 5, T, T, T, T
		111	7, 4, 5, 6, T, T, T, T	7, 6, 5, 4, T, T, T, T
	WRITE	0VV	0, 1, 2, 3, X, X, X, X	0, 1, 2, 3, X, X, X, X
		1VV	4, 5, 6, 7, X, X, X, X	4, 5, 6, 7, X, X, X, X
		000	0, 1, 2, 3, 4, 5, 6, 7	0, 1, 2, 3, 4, 5, 6, 7
		001	1, 2, 3, 0, 5, 6, 7, 4	1, 0, 3, 2, 5, 4, 7, 6
		010	2, 3, 0, 1, 6, 7, 4, 5	2, 3, 0, 1, 6, 7, 4, 5
		011	3, 0, 1, 2, 7, 4, 5, 6	3, 2, 1, 0, 7, 6, 5, 4
8	READ	100	4, 5, 6, 7, 0, 1, 2, 3	4, 5, 6, 7, 0, 1, 2, 3
		101	5, 6, 7, 4, 1, 2, 3, 0	5, 4, 7, 6, 1, 0, 3, 2
		110	6, 7, 4, 5, 2, 3, 0, 1	6, 7, 4, 5, 2, 3, 0, 1
		111	7, 4, 5, 6, 3, 0, 1, 2	7, 6, 5, 4, 3, 2, 1, 0
	WRITE	VVV	0, 1, 2, 3, 4, 5, 6, 7	0, 1, 2, 3, 4, 5, 6, 7

Remark:

T: Output driver for data and strobes are in high impedance.

V: A valid logic level (0 or 1), but respective buffer input ignores level on input pins.

X: Don't Care.

Notes:

1. In case of burst length being fixed to 4 by MR0 setting, the internal write operation starts two clock cycles earlier than for the BL8. This means that the starting point for twR and twTR will be pulled in by two clocks. In case of burst length being selected on-the-fly via A12/BC, the internal write operation starts at the same point in time like a burst of 8 write operation. This means that during on-the-fly control, the starting point for twR and twTR will not be pulled in by two clocks.

2. 0...7 bit number is value of CA [2:0] that causes this bit to be the first read during a burst.

Command Truth Table

TASHFF

(a) Note 1,2,3,4 apply to the entire Command truth table

(b) Note 5 applies to all Read/Write commands.

[BG=Bank Group Address, BA=Bank Address, RA=Row Address, CA=Column Address, BC=Burst Chop, X=Don't care, V=Valid]

		CI	ΚE						BG0	BA0	C2		A14,		A0	
Function	Abbreviation	Previous	Current	CS	ACT	KA5	CA5 /Δ15	WE	-	-	-		A13,	ΑΙU / ΔΡ	-	Notes
		Cycle	Cycle			/	/ 13	/ A 17	BG1	BA1	C0	/ 80	A11		A9	
Mode Register Set	MRS	Н	Н	L	Н	L	L	L	BG	BA	V		OP (Code		
Refresh	REF	Н	Н	L	н	L	L	Н	V	V	V	V	V	V	V	
Self Refresh Entry	SRE	Н	L	L	н	L	L	Н	V	V	V	V	V	V	V	7,9
Self Refresh Exit	SRX	L	н	H L	X H	X H	X H	X H	X V	X V	X V	X V	X V	X V	X V	7,8,9,10
Vsingle Bank Precharge	PRE	н	Н	L	н	L	н	L	BG	BA	V	V	V	L	V	
Precharge all Banks	PREA	н	Н	L	н	L	н	L	V	V	V	V	V	Н	V	
RFU	RFU	н	Н	L	Н	L	н	Н				RFU				
Bank Activate	ACT	н	Н	L	L	Row /	Addres	s(RA)	BG	BA	V	R	ow Add	ress(R/	A)	
Write (Fixed BL8 or BL4)	WR	н	Н	L	н	Н	L	L	BG	BA	V	V	V	L	CA	
Write (BL4, on the Fly)	WRS4	н	Н	L	н	Н	L	L	BG	BA	V	L	V	L	CA	
Write (BL8, on the Fly)	WRS8	н	Н	L	н	Н	L	L	BG	BA	V	н	V	L	CA	
Write with Auto Precharge																
(Fixed BL8 or BL4)	WRA	н	н	L	н	н	L	L	BG	BA	V	V	V	н	CA	
Write with Auto Precharge									DO				v		~	
(BL4, on the Fly)	WRAS4	н	н	L	н	н	L	L	BG	ВА	V	L	V	н	CA	
Write with Auto Precharge									DO	DA	v		v		~	
(BL8, on the Fly)	WRA56	п	п	L	п	п	L	L	ва	БА	v	п	v	п	CA	
Read (Fixed BL8 or BL4)	RD	н	Н	L	Н	Н	L	Н	BG	BA	V	V	V	L	CA	
Read (BL4, on the Fly)	RDS4	Н	Н	L	Н	Н	L	Н	BG	BA	V	L	V	L	CA	
Read (BL8, on the Fly)	RDS8	н	Н	L	Н	Н	L	Н	BG	BA	V	Н	V	L	CA	
Read with Auto Precharge	PDA	ц	Ц		ц	ц		ц	RG	BA	v	v	v	ц	C A	
(Fixed BL8 or BL4)	NDA		11	L	11	11	L	11	ва	DA	v	v	v		UA	
Read with Auto Precharge	BDAS/	ц	Ц		ц	ц		ц	BG	RΔ	v		v	ц	CA	
(BL4, on the Fly)	NDA34		11	L	11	11	L	11	ва	DA	v	L	v		UA	
Read with Auto Precharge	RDAS8	ц	Ц		ц	ц		ц	BG	RΔ	v	ц	v	ц	CA	
(BL8, on the Fly)	TIDAG0			L			L		ba	DA	v		v		07	
No Operation	NOP	Н	Н	L	Н	Н	н	Н	V	V	V	V	V	V	V	10
Device Deselected	DES	Н	Н	н	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	
ZQ calibration Long	ZQCL	Н	Н	L	н	Н	н	L	V	V	V	V	V	Н	V	
ZQ calibration Short	ZQCS	Н	Н	L	Н	Н	Н	L	V	V	V	V	V	L	V	
Power Down Entry	PDE	н	L	н	х	х	х	Х	х	Х	х	х	Х	Х	Х	6
Power Down Exit	PDX	L	Н	Н	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	6

BEYOND LIMITS

INTELLIGENT MEMORY

Notes:

1. All DDR4 SDRAM commands are defined by states of \overline{CS} , \overline{ACT} , $\overline{RAS}/A16$, $\overline{CAS}/A15$, $\overline{WE}/A14$ and CKE at the rising edge of the clock. The MSB of BG, BA, RA, and CA are device density and configuration dependent. When \overline{ACT} = H; pins $\overline{RAS}/A16$, $\overline{CAS}/A15$ and $\overline{WE}/A14$ are used as command pins \overline{RAS} , \overline{CAS} and \overline{WE} respectively. When \overline{ACT} = L; pins $\overline{RAS}/A16$, $\overline{CAS}/A15$ and $\overline{WE}/A14$ are used as address pins A16, A15, and A14 respectively.

2. RESET is Low enable command which will be used only for asynchronous reset so must be maintained HIGH during any function.

3. Bank Group addresses (BG) and Banka addresses (BA) determine which bank within a bank group to be operated upon. For MRS commands the BG and BA selects the specific Mode Register location.

4. "V" means "H or L (but a defined logic level)" and "X" means either "defined or undefined (like floating) logic level".

5. Burst reads or writes cannot be terminated or interrupted and Fixed/on the fly BL will be defined by MRS.

6. The Power Down Mode does not perform any refresh operations.

7. The state of ODT does not affect the states described in this table. The ODT function is not available during Self Refresh.

8. Controller guarantees self refresh exit to be synchronous.

9. V_{PP} and $V_{\text{REF}}(V_{\text{REFCA}})$ must be maintained during Self Refresh operation.

10. The No Operation command should be used in cases when the DDR4 SDRAM is in Gear Down Mode and Max Power Saving Mode Exit.

11. Refer to the CKE Truth Table for more detail with CKE transition.



BEYOND LIMITS

CKE Truth Table

	Cł	(E	- · · · · · · · · · · · · · · · · · · ·			
Current State ²	Previous Cycle ¹ (N-1)	Current Cycle ¹ (N)	$\frac{\text{Command (N)}}{\text{RAS, CAS, WE, CS}}$	Action (N) ³	Notes	
Davies Davies	L	L	Х	Maintain Power-Down	14, 15	
Power Down	L	Н	DESELECT	Power Down Exit	11, 14	
	L	L	х	Maintain Self Refresh	15, 16	
Self Refresh	L	Н	DESELECT	Self Refresh Exit	8, 12, 16	
Bank(s) Active	Н	L	DESELECT	Active Power Down Entry	11, 13, 14	
Reading	Н	L	DESELECT	Power Down Entry	11, 13, 14, 17	
Writing	Н	L	DESELECT	Power Down Entry	11, 13, 14, 17	
Precharging	Н	L	DESELECT	Power Down Entry	11, 13, 14, 17	
Refreshing	Н	L	DESELECT	Precharge Power Down Entry	11	
	Н	L	DESELECT	Precharge Power Down Entry	11,13, 14, 18	
All Banks Idle	Н	L	REFRESH	Self Refresh Entry	9, 13, 18	
	For more details	with all signals See "	Command Truth Table," on previ	ous page	10	

Notes:

1. CKE (N) is the logic state of CKE at clock edge N; CKE (N–1) was the state of CKE at the previous clock edge.

2. Current state is defined as the state of the DDR4 SDRAM immediately prior to clock edge N.

3. COMMAND (N) is the command registered at clock edge N, and ACTION (N) is a result of COMMAND (N), ODT is not included here.

4. All states and sequences not shown are illegal or reserved unless explicitly described elsewhere in this document.

5. The state of ODT does not affect the states described in this table. The ODT function is not available during Self-Refresh.

6. During any CKE transition (registration of CKE H->L or CKE L->H), the CKE level must be maintained until 1nCK prior to t_{CKEmin} being satisfied (at which time CKE may transition again).

7. DESELECT and NOP are defined in the Command truth table.

8. On Self-Refresh Exit DESELECT commands must be issued on every clock edge occurring during the txs period. Read or ODT commands may be issued only after txsDLL is satisfied.

9. Self-Refresh mode can only be entered from the All Banks Idle state.

10. Must be a legal command as defined in the Command Truth Table.

11. Valid commands for Power-Down Entry and Exit are DESELECT only.

12. Valid commands for Self-Refresh Exit are DESELECT only expect for Gear Down mode and Max Power Saving exit. NOP is allowed for these 2 modes.

13. Self-Refresh can not be entered during Read or Write operations. See 'Self-Refresh Operation" and 'Power-Down Modes" on later section for a detailed list of restrictions.

14. The Power-Down does not perform any refresh operations.

15. "X" means "don't care (including floating around VREF)" in Self Refresh and Power Down. It also applies to Address pins.

16. V_{PP} and $V_{\text{REF}}\left(V_{\text{REFCA}}\right)$ must be maintained during Self-Refresh operation.

17. If all banks are closed at the conclusion of the read, write or precharge command, then Precharge Power-Down is entered, otherwise Active Power-Down is entered.

18. 'Idle state' is defined as all banks are closed(t_{RP},t_{DAL},etc. satisfied), no data bursts are in progress, CKE is high, and all timings from previous operations are satisfied (t_{MRD}, t_{MOD}, t_{RFC}, t_{ZQinit}, t_{ZQoper}, t_{ZQCS}, etc.) as well as all Self-Refresh exit and Power-Down Exit parameters are satisfied (t_{XS}, t_{XP}, etc.).



BEYOND LIMITS

Absolute Maximum DC Ratings

Symbol	Parameter	Parameter Rating		Notes
V _{DD}	Voltage on $V_{\mbox{\tiny DD}}$ pin relative to $V_{\mbox{\tiny SS}}$	-0.3 ~ 1.5	V	1,3
V _{DDQ}	Voltage on V_{DDQ} pin relative to V_{SS}	-0.3 ~ 1.5	V	1,3
V _{PP}	Voltage on $V_{\mbox{\scriptsize PP}}$ pin relative to $V_{\mbox{\scriptsize SS}}$	-0.3 ~ 3.0	V	4
$V_{\text{IN}}, V_{\text{OUT}}$	Voltage on any pin except V_{REFCA} relative to V_{SS}	-0.3 ~ 1.5	V	1,3
T _{STG}	Storage Temperature	-55 to +100	°C	1,2

Notes:

1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2. Storage Temperature is the case surface temperature on the center/top side of the DRAM. For the measurement conditions, please refer to JESD51-2 standard.

3. V_{DD} and V_{DDQ} must be within 300mV of each other at all times; and V_{REFCA} must be not greater than 0.6 x V_{DDQ}, When V_{DD} and V_{DDQ} are less than 500mV; VREFCA may be equal to or less than 300mV.

4. VPP must be equal or greater than $V_{\text{DD}}/V_{\text{DDQ}}$ at all times.

Recommended DC Operating Conditions

Sumbol	Devemeter		Rating	Unito	Notoo	
Symbol	Parameter	Min.	Тур.	Max.	Units	Notes
V _{DD}	Supply voltage	1.14	1.2	1.26	V	1,2,3
V _{DDQ}	Supply voltage for Output	1.14	1.2	1.26	V	1,2,3
V _{PP}	DRAM activation power supply	2.375	2.5	2.75	V	3

Notes:

1. Under all conditions V_{DDQ} must be less than or equal to $V_{\text{DD}}.$

2. V_{DDQ} tracks with V_{DD} AC parameters are measured with V_{DD} and V_{DDQ} tied together.

3. DC bandwidth is limited to 20MHz.

AC and DC Input Measurement Levels

Single-Ended AC and DC Input Levels for Command and Address

Cumhal	Devenenter	DDR4-2400		DDR4	Unito	Notoo	
Symbol	Parameter	Min.	Max.	Min.	Max.	Units	Notes
V _{IHCA} (DC75)	DC input logic high	V _{REF} + 0.075	V _{DD}	TBD	TBD	V	
V _{ILCA} (DC75)	DC input logic low	V _{SS}	V _{REF} – 0.075	TBD	TBD	V	
V _{IHCA} (AC100)	AC input logic high	V _{REF} + 0.1	Note2	TBD	TBD	V	
V _{ILCA} (AC100)	AC input logic low	Note2	$V_{\text{REF}} - 0.1$	TBD	TBD	V	
V _{REFCA} (DC)	Reference Voltage for ADD, CMD inputs	0.49*V _{DD}	0.51*V _{DD}	TBD	TBD	v	1,2

Notes:

1. The AC peak noise on V_{REFCA} may not allow V_{REFCA} to deviate from $V_{REFCA}(DC)$ by more than \pm 1% V_{DD} (for reference: 28pprox... \pm 12mV).

2. For reference: approx.. $V_{\text{DD}}/2\pm12mV$



V_{REF} Tolerances

The DC-tolerance limits and ac-noise limits for the reference voltages V_{REFCA} and V_{REFDQ} is illustrated in figure $V_{REF}(DC)$ tolerance and V_{REF} AC-noise limits. It shows a valid reference voltage $V_{REF}(t)$ as a function of time. (V_{REF} stands for V_{REFCA}).

 $V_{REF}(DC)$ is the linear average of $V_{REF}(t)$ over a very long period of time (e.g. 1 sec). This average has to meet the min/max requirement in Table of "Single-Ended AC and DC Input Levels for Command and Address". Furthermore $V_{REF}(t)$ may temporarily deviate from $V_{REF}(DC)$ by no more than \pm 1% V_{DD} .



 $V_{\text{REF}}(\text{DC})$ tolerance and $V_{\text{REF}}\,\text{AC-noise}$ limits

The voltage levels for setup and hold time measurements $V_{IH}(AC)$, $V_{IH}(DC)$, $V_{IL}(AC)$ and $V_{IL}(DC)$ are dependent on V_{REF} .

" V_{REF} " shall be understood as $V_{REF}(DC)$, as defined in figure $V_{REF}(DC)$ tolerance and V_{REF} AC-noise limits.

This clarifies, that DC-variations of V_{REF} affect the absolute voltage a signal has to reach to achieve a valid high or low level and therefore the time to which setup and hold is measured. System timing and voltage budgets need to account for $V_{REF}(DC)$ deviations from the optimum position within the data-eye of the input signals.

This also clarifies that the DRAM setup/hold specification and derating values need to include time and voltage associated with V_{REF} AC-noise. Timing and voltage effects due to AC-noise on V_{REF} up to the specified limit (± 1% of V_{DD}) are included in DRAM timings and their associated deratings.



AC and DC Logic Input Levels for Differential Signals

Differential signals definition



Definition of differential ac-swing and "time above ac-level" $T_{\mbox{dvcac}}$

Differential swing requirements for clock (CK $-\overline{CK}$)

Differential AC and DC Input Levels

Cumhal	Dovomotor	DDR4-24	Unite	Natas	
Symbol	Parameter	Min	Мах	Units	NOLES
V _{IHdiff}	Differential input high	TBD	NOTE 3	V	1
V _{ILdiff}	Differential input low	NOTE3	TBD	V	1
V _{IHdiff} (AC)	Differential input high AC	$2 \text{ x} (V_{IH}(AC) - V_{REF})$	NOTE 3	V	2
V _{ILdiff} (AC)	Differential input low AC	NOTE 3	$2 \times (V_{IL}(AC) - V_{REF})$	V	2

Notes:

1. Used to define a differential signal slew-rate.

2. for CK - $\overline{\mbox{CK}}$ use V_IHCA/VILCA(AC) of ADD/CMD and V_REFCA.

3. These values are not defined; however, the differential signals CK - \overline{CK} , need to be within the respective limits (V_{IHCA}(DC) max, V_{ILCA}(DC) min) for single-ended signals as well as the limitations for overshoot and undershoot.



Single-ended requirements for differential signals

Each individual component of a differential signal (CK, CK) has also to comply with certain requirements for single-ended signals.

CK and \overline{CK} have to approximately reach V_{SEH} min / V_{SEL} max (approximately equal to the AC-levels (V_{IHCA}(AC) / V_{ILCA}(AC)) for ADD/CMD signals) in every half-cycle.

Note that the applicable AC-levels for ADD/CMD might be different per speed-bin etc. E.g. if Different value than $V_{IHCA}(AC100) / V_{ILCA}(AC100)$ is used for ADD/CMD signals, then these AC-levels apply also for the single-ended signals CK and \overline{CK} .





Note that while ADD/CMD signal requirements are with respect to V_{REFCA} the single-ended components of differential signals have a requirement with respect to $V_{DD}/2$; this is nominally the same. The transition of single-ended signals through the AC-levels is used to measure setup time. For single-ended components of differential signals the requirement to reach V_{SEL} max, V_{SEH} min has no bearing on timing, but adds a restriction on the common mode characteristics of these signals.

Single-ended levels for CK, CK

Cumbal	Parameter	DDR4-24	Unito	Nataa	
Symbol		Min	Мах	Units	Notes
V _{SEH}	Single-ended high-level for CK, CK	TBD	NOTE 3	V	1,2
V _{SEL}	Single-ended low-level for CK, CK	NOTE 3	TBD	V	1,2

Notes:

1. For CK-CKuse V_{IHCA}/V_{ILCA}(AC) of ADD/CMD.

2. $V_{\text{IH}}(\text{AC})/V_{\text{IL}}(\text{AC})$ for ADD/CMD is based on V_{REFCA} .

3. These values are not defined, however the single-ended signals CK-CK need to be within the respective limits (V_{IHCA}(DC) max, V_{ILCA}(DC)min) for single-ended signals as well as the limitations for overshoot and undershoot.

DATASHEET BEYOND LIMITS

Differential Input Cross Point Voltage

To guarantee tight setup and hold times as well as output skew parameters with respect to clock and strobe, each cross point voltage of differential input signals (CK, \overline{CK}) must meet the requirements in below table. The differential input cross point voltage V_{IX} is measured from the actual cross point of true and complement signals to the midlevel between of V_{DD} and V_{SS}.



 V_{IX} Definition (CK)

Cross point voltage for differential input signals (CK)

Symbol	Devenator	DDR4-24	Unito	
	Parameter	min	max	Units
-	Area of V _{SEH} , V _{SEL}	TBD	TBD	mV
V _{IX} (CK)	Differential Input Cross Point Voltage relative to $V_{DD}/2$ for CK, \overline{CK}	TBD	TBD	mV



Slew Rate Definitions for Differential Input Signals (CK)

Differential Input Slew Rate Definition

	Meas	sured	
Description	From	То	Defined by
Differential input slew rate for rising edge (CK-CK)	V _{ILdiff} (max)	V _{IHdiff} (min)	<u>V_{IHdiff} (min) – V_{ILdiff} (max)</u> Delta Trdiff
Differential input slew rate for falling edge (CK-CK)	V _{IHdiff} (min)	V_{ILdiff} (max)	<u>V_{IHdiff} (min) – V_{ILdiff} (max)</u> Delta Tfdiff

Note: The differential signal (i.e. $CK-\overline{CK}$) must be linear between these thresholds.



Differentail Input Slew Rate Definiton for CK, CK

Slew Rate Definiton for Single-ended Input Signals (CMD/ADD)





IDD Specification

Conditions		Data rate (Mbps)	I _{DD} max	Unit
		(84	
Operating One Bank Active-to-Precharge Current (AL=0);				
CKE: High; External clock: On; t _{CK} , nRC, nRAS, CL: see timing used table; BL: 8';				
AL: 0; CS: High between ACT and PRE; Command, Address, Bank Group	I _{DD0}	2666	85	mA
Address, Bank Address Inputs: partially toggling; Data IO: V _{DDQ} ; DM: stable at 1;		2400	79	
Bank Activity: Cycling with one bank active at a time: 0,0,1,1,2,2,; Output Buffer and				
RTT: Enabled in Mode Registers", ODT Signal: stable at 0				
Operating One Bank Active-Read-Precharge Current (AL=0);				
AL: 0: CS: High between ACT, BD and BBE: Command Address, Bank Group		2666	115	
Addross, Bank Addross, Inputs, Data IO: partially togoling: DM: stable at 1: Bank	I _{DD1}	2000	02	mA
Activity: Overling with one bank active at a time: 0.0.1.1.2.2. Output Puffer and PTT:		2400	33	
Enabled in Mode Registere ² : ODT Signal: stable at 0				
Precharge Standby Current (AL=0):				
CKE' High: External clock: On: t_{ck} CL: see timing used table: BL: 8^1 AL: 0: \overline{CS} :				
stable at 1: Command Address Bank Group Address Bank Address Inputs: partially		2666	74	mA
togoling: Data $IO: V_{DOO}$: \overline{DM} : stable at 1: Bank Activity: all banks closed: Output Buffer	•DD2N	2400	67	
and RTT: Enabled in Mode Registers ² : ODT Signal: stable at 0				
Precharge Standby ODT Current:				
CKE: High: External clock: On: tox. CL: see timing used table: BL: 8 ¹ : AL:0: CS:				
stable at 1; Command, Address, Bank Group Address, Bank Address Inputs: partially	I _{DD2NT}	2666	90	mA
toggling; Data IO: V _{SSO} ; DM: stable at 1; Bank Activity: all banks closed; Output Buffer	D DEITH	2400	80	
and RTT: Enabled in Mode Registers ² ; ODT Signal: toggling				
Precharge Power-Down Current;				
CKE: Low; External clock: On; t_{CK} , CL: see timing used table; BL: 8 ¹ ; AL:0; \overline{CS} :		0000	4.4	
stable at 1; Command, Address, Bank Group Address, Bank Address Inputs: stable at	I _{DD2P}	2666	44	mA
0; Data IO: V _{DDQ} ; DM: stable at 1; Bank Activity: all banks closed; Output Buffer and		2400	40	
RTT: Enabled in Mode Registers ² ; ODT Signal: stable at 0				
Precharge Quiet Standby Current;				
CKE: High; External clock: On; t_{CK} , CL: see timing used table; BL: 8 ¹ ; AL:0; \overline{CS} :		2666	74	
stable at 1; Command, Address, Bank Group Address, Bank Address Inputs: stable at	I _{DD2Q}	2400	66	mA
0; Data IO: V_{DDQ} ; \overline{DM} : stable at 1; Bank Activity: all banks closed; Output Buffer and		2400	00	
RTT: Enabled in Mode Registers ² ; ODT Signal: stable at 0				
Active Standby Current;				
CKE: High; External clock: On; t _{CK} , CL: see timing used table; BL: 8 ¹ ; AL:0; CS:		2666	86	
stable at 1; Command, Address, Bank Group Address, Bank Address Inputs: partially	I _{DD3N}	2400	78	mA
toggling; Data IO: V _{DDQ} ; DM: stable at 1; Bank Activity: all banks open; Output Buffer				
and RTT: Enabled in Mode Registers ² ; ODT Signal: stable at 0				
Active Power-Down Current;				
CKE: Low; External clock: On; t _{CK} , CL: see timing used table; BL: 8 ⁺ ; AL:0; CS:		2666	67	
stable at 1; Command, Address, Bank Group Address, Bank Address Inputs: stable at	IDD3P	2400	64	mA
U; Data IU: V _{DDQ} ; DM: stable at 1; Bank Activity: all banks open; Output Buffer and				
RTT: Enabled in Mode Registers ² ; ODT Signal: stable at 0				



Conditions		Data rate	I _{DD} max	
Conditions	Symbol	(Mbps)	X8	Unit
Operating Burst Read Current;				
CKE: High; External clock: On; t_{CK} , CL: see timing used table; BL: 8 ¹ ; AL:0; CS:				
High between RD; Command, Address, Bank Group Address, Bank Address Inputs:		2666	165	
partially toggling; Data IO: seamless read data burst with different data between one	I _{DD4R}	2400	150	mA
burst and the next one; DM: stable at 1; Bank Activity: all banks open, RD commands				
cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode				
Registers ² ; ODT Signal: stable at 0				
Operating Burst Write Current;				
CKE: High; External clock: On; t_{CK} , CL: see timing used table; BL: 8 ¹ ; AL:0; \overline{CS} :				
High between WR; Command, Address, Bank Group Address, Bank Address Inputs:		2666	180	
partially toggling; Data IO: seamless read data burst with different data between one	I _{DD4W}	2400	162	mA
burst and the next one; DM: stable at 1; Bank Activity: all banks open, WR commands		2.00		
cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode				
Registers ² ; ODT Signal: stable at High				
Burst Refresh Current (1X REF);				
CKE: High; External clock: On; t _{CK} , CL, nRFC: see timing used table; BL: 8 ¹ ; AL:0;				
CS: High between REF; Command, Address, Bank Group Address, Bank Address	DDFR	2666	180	mA
Inputs: partially toggling; Data IO: V _{DDQ} ; DM: stable at 1; Bank Activity: REF command	.0038	2400	170	
every nRFC; Output Buffer and RTT: Enabled in Mode Registers ² ; ODT Signal: stable				
at 0				
Self Refresh Current: Normal Temperature Range;				
Tcase: 0-85°C; Low Power Auto Self Refresh (LP ASR): Normal ³ ; CKE: Low;				
External clock: Off; CK and CK: Low; CL: see timing used table; BL: 8 ¹ ; AL: 0; CS,		2666	30	mA
Command, Address, Bank Group Address, Bank Address, Data IO: High; DM: stable	BBON	2400	30	
at 1; Bank Activity: Self-Refresh operation; Output Buffer and RTT: Enabled in Mode				
Registers ² ; ODT Signal: Mid-level				
Self Refresh Current: Extended Temperature Range;				
Tcase: 0-95°C; Low Power Auto Self Refresh (LP ASR): Extended ³ ; CKE: Low;				
External clock: Off; CK and CK: Low; CL: see timing used table; BL: 8 ¹ ; AL: 0; CS,	DD6E	2666	36	mA
Command, Address, Bank Group Address, Bank Address, Data IO: High; DM: stable	-BBOL	2400	36	
at 1; Bank Activity: Extended Temperature Self-Refresh operation; Output Buffer and				
RTT: Enabled in Mode Registers ² ; ODT Signal: Mid-level				
Self Refresh Current: Reduced Temperature Range;				
Tcase: 0-45°C; Low Power Auto Self Refresh (LP ASR): Reduced ³ ; CKE: Low;				
External clock: Off; CK and CK: Low; CL: see timing used table; BL: 8 ¹ ; AL: 0; CS,		2666	25	mA
Command, Address, Bank Group Address, Bank Address, Data IO: High; DM: stable	bbon	2400	25	
at 1; Bank Activity: Extended Temperature Self-Refresh operation; Output Buffer and				
RTT: Enabled in Mode Registers ² ; ODT Signal: Mid-level				
Auto Self Refresh Current;				
Icase: U-95 C; Low Power Auto Self Refresh (LPASR): Auto''; CKE: Low; External		0000	0.5	
CIOCK: OTT; CK and CK: Low; CL: see timing used table; BL: 8'; AL: 0; CS,	I _{DD6A}	2666	30	mA
Command, Address, Bank Group Address, Bank Address, Data IO: High; DM: stable		2400	30	
at 1; Bank Activity: Auto Self-Refresh operation; Output Buffer and RTT: Enabled in				
Mode Registers⁻; ODT Signal: Mid-level				





Conditions		Data rate	I _{DD} max	11
		(Mbps)	X8	Unit
Operating Bank Interleave Read Current; CKE: High; External clock: On; t_{CK} , nRC, nRAS, nRCD, nRRD, nFAW, CL: see timing used table; BL: 8 ¹ ; AL: CL-1; \overline{CS} : High between ACT and RDA; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; Data IO: read data bursts with different data between one burst and the next one; \overline{DM} : stable at 1; Bank Activity: two times interleaved cycling through banks (0,1,7) with different addressing; Output Buffer and RTT: Enabled in Mode Registers ² ; ODT Signal: stable at 0	I _{DD7}	2666 2400	29 22	mA
Maximum Power-Down Current	I _{DD8}	2666 2400	3 2	mA

Notes:

1. Burst Length: BL8 fixed by MRS: set MR0 [A1:0 = 00].

2. Output Buffer Enable

- set MR1 [A12=0] : Qoff = Output buffer enabled

- set MR1 [A2:1 = 00] : Output Driver Impedance Control = RZQ/7

RTT_NOM enable

- set MR1 [A10:8 = 011] : RTT_NOM = RZQ/6

RTT_WR enable

- set MR2 [A10:9 = 01] : RTT_WR = RZQ/2

RTT_PARK disable

- set MR5 [A8:6 = 000]

3. Low Power Auto Self Refresh (LP ASR) : set MR2 [A7:6 = 00] : Normal Temperature range

[A7:6 = 01]: Reduced Temperature range

[A7:6 = 10]: Extended Temperature range

[A7:6 = 11] : Auto Self Refresh





Timing used for IDD and IDDQ Measured – Loop Patterns

Ourseland	DDR4-2400	DDR4-2666	11	
Symbol	17-17-17	19-19-19	Unit	
t _{ck}	0.833	0.75	ns	
CL	17	19	nCK	
CWL	16	18	nCK	
nRCD	17	19	nCK	
nRC	56	61	nCK	
nRAS	39	43	nCK	
nRP	17	19	nCK	
nFAW	26	29	nCK	
nRRDS	4	4	nCK	
nRRDL	6 7		nCK	
t _{CCD_S}	4	4	nCK	
t _{CCD_L}	6	7	nCK	
t _{WTR_S}	t _{WTR_S} 3 4		nCK	
t _{WTR_L}	9	10	nCK	
nRFC 4Gb	nRFC 4Gb 313		nCK	





DDR4-2400 Speed Bins

Speed Bin			- 083 (DD	R4-2400)				
	CL-n	RCD-nRP		17-1	7-17	Unit	Notes	
	Parameter		Symbol	Min	Min Max			
Internal read co	mmand to first da	ta	t _{AA}	14.16 (13.75)	18.00	ns	5,9	
Internal read co enabled	mmand to first da	ta with read DBI	t _{AA_DBI}	t _{AA} (min)+3nCK	t _{AA} (max)+3nCK	ns	9	
ACT to internal	read or write delay	y time	t _{RCD}	14.16 (13.75)	-	ns	5,9	
PRE command	period		t _{RP}	14.16 (13.75)	-	ns	5,9	
ACT to PRE cor	nmand period		t _{RAS}	32	9 x t _{REFI}	ns	9	
ACT to ACT or F	REF command tim	ne	t _{RC}	46.16 (45.75)	-	ns	5,9	
	Normal	Read DBI						
014/1 0	CL=9	CL=11(Optional)	t _{ск} (AVG)	Reserved		ns	4	
GVVL=9	CL=10	CL=12	t _{ск} (AVG)	1.5	1.6	ns	1,2,3,6,8	
	CL=10	CL=12	t _{ск} (AVG)	Rese	erved	ns	4	
CWL=9,11	CL=11	CL=13	t _{ск} (AVG)	1.25 (Opti	<1.5 ional)	ns	1,2,3,5,6,9	
	CL=12	CL=14	t _{ск} (AVG)	1.25	<1.5	ns	1,2,3,6	
	CL=12	CL=14	t _{ск} (AVG)	Rese	erved	ns	4	
CWI 10.10	01 10				1.071 <1.25		20	100560
GVVL=10,12	0L=13	GL=15	ICK(AVG)	(Opt	ional)	115	1,2,3,5,6,9	
	CL=14	CL=16	t _{ск} (AVG)	1.071	<1.25	ns	1,2,3,6	
	CL=14	CL=17	t _{ск} (AVG)	Rese	erved	ns	4	
CWL=11,14	CL=15	CL=18	t _{ск} (AVG)	0.937 (Opti	<1.071 ional)	ns	1,2,3,5,6,9	
	CL=16	CL=19	t _{CK} (AVG)	0.937	<1.071	ns	1,2,3,6	
	CL=15	CL=18	t _{CK} (AVG)	Reserved		ns	4	
CWI 10.16	CL=16	CL=19	t _{ск} (AVG)	Rese	erved	ns	4	
GVVL=12,10	CL=17	CL=20	t _{CK} (AVG)	0.833	<0.937	ns	1,2,3	
	CL=18	CL=21	t _{ск} (AVG)	0.833	<0.937	ns	1,2,3	
	Support	ted CL setting		10, 11, 12, 13, 1	4, 15, 16, 17, 18	nCK	10	
	Supporte	ed CWL setting		9, 10, 11, 12, 14, 16		nCK		





DDR4-2666 Speed Bins

Speed Bin		- 075 (DD	R4-2666)				
CL-nRCD-nRP			19-19-19		Unit	Notes	
	Paramete	er	Symbol	Min	Max		
Internal read co	ommand to first da	ata	t _{AA}	14.25 (13.75)	18.00	ns	5,9
Internal read co enabled	ommand to first da	ata with read DBI	t _{AA_DBI}	t _{AA} (min)+3nCK	t _{AA} (max)+3nCK	ns	9
ACT to internal	read or write dela	ay time	t _{RCD}	14.25 (13.75)	-	ns	5,9
PRE command	period		t _{RP}	14.25 (13.75)	-	ns	5,9
ACT to PRE co	mmand period		t _{RAS}	32	9 x t _{REFI}	ns	9
ACT to ACT or	REF command ti	me	t _{RC}	46.25 (45.75)	-	ns	5,9
	Normal	Read DBI		•		•	
	CL=9	CL=11	t _{CK} (AVG)	Rese	erved	ns	4
CWL=9	CL=10	CL=12	t _{CK} (AVG)	1.5	1.6	ns	1,2,3,7,8
	CL=10	CL=12	t _{CK} (AVG)	Rese	erved	ns	4
CWL=9,11	CL=11	CL=13	t _{ск} (AVG)	1.25 (Opt	<1.5	ns	1,2,3,5,7,9
	CL=12	CL=14	t _{CK} (AVG)	1.25	<1.5	ns	1,2,3,7
	CL=12	CL=14	t _{CK} (AVG)	Rese	erved	ns	4
CWL=10,12	CL=13	CL=15	t _{ск} (AVG)	1.071 (Opt	<1.25 ional)	ns	1,2,3,5,7,9
	CL=14	CL=16	t _{CK} (AVG)	1.071	<1.25	ns	1,2,3,7
	CL=14	CL=17	t _{CK} (AVG)	Rese	erved	ns	4
CWL=11,14	CL=15	CL=18	t _{ск} (AVG)	0.937 (Opt	<1.071	ns	1,2,3,5,7,9
	CL=16	CL=19	t _{CK} (AVG)	0.937	<1.071	ns	1,2,3,7
	CL=15	CL=18	t _{CK} (AVG)	Rese	erved	ns	4
	CL=16	CL=19	t _{CK} (AVG)	Rese	erved	ns	4
CWL=12,16	CI –17	CI -20	tor(AVG)	0.833	<0.937	ns	1,2,3,7
	OL=17	02-20		(Opt	onal)	ns	1,2,3,5,7,9
	CL=18	CL=21	t _{ск} (AVG)	0.833	<0.937	ns	1,2,3,7
	CL=17	CL=20	t _{CK} (AVG)	Rese	erved	ns	4
CWL=14.18	CL=18	CL=21	t _{ск} (AVG)	Rese	erved	ns	4
,	CL=19	CL=22	t _{ск} (AVG)	0.75	<0.833	ns	1,2,3
	CL=20	CL=23	t _{CK} (AVG)	0.75	<0.833	ns	1,2,3
	Suppo	rted CL setting		10, 11, 12, 13, 1 19	4, 15, 16, 17, 18, , 20	nCK	10
	Support	ed CWL setting		9, 10, 11, 1	2, 14, 16, 18	nCK	





Speed Bin Table Note

Absoulte Specification

 $-V_{DDQ} = V_{DD} = 1.20V \pm 0.06V$

- V_{PP} = 2.5V +0.25/-0.125V

-The values defined with above-mentioned table are DLL ON case.

- DDR4-1600, 1866, 2133 and 2400 Speed Bin Tables are valid only when Geardown Mode is disabled.

1. The CL setting and CWL setting result in $t_{CK}(avg)$.MIN and $t_{CK}(avg)$.MAX requirements. When making a selection of $t_{CK}(avg)$, both need to be fulfilled: Requirements from CL setting as well as requirements from CWL setting.

2. t_{CK}(avg).MIN limits: Since CAS Latency is not purely analog – data and strobe output are synchronized by the DLL – all possible intermediate frequencies may not be guaranteed. CL in clock cycle is calculated from tAA following rounding algorithm.

3. $t_{CK}(avg)$.MAX limits: Calculate $t_{CK}(avg) = t_{AA}$.MAX / CL SELECTED and round the resulting $t_{CK}(avg)$ down to the next valid speed bin (i.e. 1.5ns or 1.25ns or 1.701ns or 0.937ns or 0.833ns). This result is $t_{CK}(avg)$.MAX corresponding to CL SELECTED.

4. 'Reserved' settings are not allowed. User must program a different value.

5. 'Optional' settings allow certain devices in the industry to support this setting, however, it is not a mandatory feature. Any combination of the 'optional' CL's is supported. The associated 'optional' t_{AA}, t_{RCD}, t_{RP} and t_{RC} values must be adjusted based upon the CL combination supported. Refer to supplier's data sheet and/or the DIMM SPD information if and how this setting is supported.

6. Any DDR4-2400 speed bin also supports functional operation at lower frequencies as shown in the table which are not subject to Production Tests but verified by Design/Characterization.

7. Any DDR4-2666 speed bin also supports functional operation at lower frequencies as shown in the table which are not subject to Production Tests but verified by Design/Characterization.

8. DDR4-1600 AC timing apply if DRAM operates at lower than 1600 MT/s data rate.

9. Parameters apply from t_{CK}(avg)min to t_{CK}(avg)max at all standard JEDEC clock period values as stated in the Speed Bin Tables.

10. CL number in parentheses, it means that these numbers are optional.





BEYOND LIMITS

AC Characteristics

Devenueter	Symbol	- 083 (DE	11	Nata	
Parameter	Symbol	Min	Max	Unit	Note
Minimum Clock Cycle Time (DLL off mode)	t _{ск} (DLL_OFF)	8	20	ns	
Average Clock Period	t _{ск} (avg)	0.833	<0.938	ns	35,36
Average high pulse width	t _{cH} (avg)	0.48	0.52	t _{ск} (avg)	
Average low pulse width	t _{CL} (avg)	0.48	0.52	t _{ск} (avg)	
Absolute Clock Period	t _{ск} (abs)	t _{cк} (avg)min + T _{jit} (per)min_tot	t _{CK} (avg)max + T _{jit} (per)max_tot	t _{ск} (avg)	
Absolute clock HIGH pulse width	t _{сн} (abs)	0.45	-	t _{ск} (avg)	23
Absolute clock LOW pulse width	t _{cL} (abs)	0.45	-	t _{ск} (avg)	24
Clock Period Jitter – total	JIT(per)_tot	-42	42	ps	25
Clock Period Jitter – deterministic	JIT(per)_dj	-21	21	ps	26
Clock Period Jitter during DLL locking period	tJIT(per,lck)	-33	33	ps	
Cycle to Cycle Period Jitter	tJIT(cc)_total	8	33	ps	25
Cycle to Cycle Period Jitter deterministic	t _{JIT} (cc)_dj	4	2	ps	26
Cycle to Cycle Period Jitter during DLL locking period	t _{JIT} (cc,lck)	6	37	ps	
Duty Cycle Jitter	tJIT(duty)	TBD	TBD	ps	
Cumulative error across 2 cycles	t _{ERR} (2per)	-61	61	ps	
Cumulative error across 3 cycles	t _{ERR} (3per)	-73	73	ps	
Cumulative error across 4 cycles	t _{ERR} (4per)	-81	81	ps	
Cumulative error across 5 cycles	t _{ERR} (5per)	-87	87	ps	
Cumulative error across 6 cycles	t _{ERR} (6per)	-92	92	ps	
Cumulative error across 7 cycles	t _{ERR} (7per)	-97	97	ps	
Cumulative error across 8 cycles	t _{ERR} (8per)	-101	101	ps	
Cumulative error across 9 cycles	t _{ERR} (9per)	-104	104	ps	
Cumulative error across 10 cycles	t _{ERR} (10per)	-107	107	ps	
Cumulative error across 11 cycles	t _{ERR} (11per)	-110	110	ps	
Cumulative error across 12 cycles	t _{ERR} (12per)	-112	112	ps	
Cumulative error across 13 cycles	t _{ERR} (13per)	-114	114	ps	
Cumulative error across 14 cycles	t _{ERR} (14per)	-116	116	ps	
Cumulative error across 15 cycles	t _{ERR} (15per)	-118	118	ps	
Cumulative error across 16 cycles	t _{ERR} (16per)	-120	120	ps	
Cumulative error across 17 cycles	t _{ERR} (17per)	-122	122	ps	
Cumulative error across 18 cycles	t _{ERR} (18per)	-124	124	ps	
Cumulative error across n = 13, 14 49, 50 cycles	t _{ERR} (nper)	t _{ERR} (nper)min = ((1 + 0.6 t _{ERR} (nper)max = ((1 + 0.6	8ln(n))*t _{JIT} (per)_total min) 8ln(n))*t _{JIT} (per)_total max)	ps	
Command and Address setup time to CK, \overline{CK} referenced to V _{ih} (ac) / V _i (ac) levels	t _{IS} (base)	62	-	ps	
Command and Address setup time to CK, \overline{CK} referenced to V _{ref} levels	$t_{\text{IS}}(V_{\text{ref}})$	162	-	ps	



BEYOND LIMITS

INTELLIGENT MEMORY

_	Cumbal	- 083 (DE			
Parameter	Symbol	Min	Max	Unit	Note
Command and Address hold time to CK, CK referenced to V _{ih} (dc) / V _i (dc) levels	t _⊮ (base)	87	-	ps	
Command and Address hold time to CK, CK referenced to V _{ref} levels	t _{IH} (Vref)	162	-	ps	
Control and Address Input pulse width for each input	t _{IPW}	410	-	ps	
	Comma	nd and Address Timing			
CAS to CAS command delay for same bank group	t _{CCD_L}	max(5nCK,5ns)	-	nCK	34
CAS to CAS command delay for different bank group	t _{CCD_s}	4	-	nCK	34
ACTIVATE to ACTIVATE Command delay to different bank group for 2KB page size	t _{RRD_S} (2K)	Max(4nCK,5.3ns)	-	nCK	34
ACTIVATE to ACTIVATE Command delay to different bank group for 1KB page size	t _{RRD_S} (1K)	Max(4nCK,3.3ns)	-	nCK	34
ACTIVATE to ACTIVATE Command delay to different bank group for 1/2KB page size	t _{RRD_S} (1/2K)	Max(4nCK,3.3ns)	-	nCK	34
ACTIVATE to ACTIVATE Command delay to same bank group for 2KB page size	t _{RRD_L} (2K)	Max(4nCK,6.4ns)	-	nCK	34
ACTIVATE to ACTIVATE Command delay to same bank group for 1KB page size	t _{RRD_L} (1K)	Max(4nCK,4.9ns)	-	nCK	34
ACTIVATE to ACTIVATE Command delay to same bank group for 1/2KB page size	t _{RRD_L} (1/2K)	Max(4nCK,4.9ns)	-	nCK	34
Four activate window for 2KB page size	t _{FAW} _2K	Max(28nCK,30ns)	-	ns	34
Four activate window for 1KB page size	t _{FAW} _1K	Max(20nCK,21ns)	-	ns	34
Four activate window for 1/2KB page size	t _{FAW} _1/2K	Max(16nCK,13ns)	-	ns	34
Delay from start of internal write transaction to internal read command for different bank group	t _{wtr_s}	Max(2nCK,2.5ns)	-		1,2, 34
Delay from start of internal write transaction to internal read command for same bank group	t _{wrr_L}	Max(4nCK,7.5ns)	-		1,34
Internal READ Command to PRECHARGE Command delay	t _{RTP}	Max(4nCK,7.5ns)	-		
WRITE recovery time	t _{wR}	15	-	ns	1
Write recovery time when CRC and DM are enabled	twr_crc	t _{wn} +max(5nCK,3.75ns)	-	ns	1,28
Delay from start of internal write transaction to internal read command for different bank group with both CRC and DM enabled	t _{wtr_s} _crc_dm	t _{wrr⊾s} +max (5nCK,3.75ns)	-	ns	2,29, 34
Delay from start of internal write transaction to internal read command for same bank group with both CRC and DM enabled	t _{wtr_l} _crc_dm	t _{wrR_L} +max (5nCK,3.75ns)	-	ns	3,30, 34
DLL locking time	t _{DLLK}	768	-	nCK	
Mode Register Set command cycle time	t _{MRD}	8	-	nCK	
Mode Register Set command update delay	t _{MOD}	Max(24nCK,15ns)	-		
Multi-Purpose Register Recovery Time	t _{MPRR}	1	-	nCK	33
Multi-Purpose Register Write Recovery Time	twe mpe	t _{MOD} (min)+AL+PL	-		
Auto precharge write recovery + precharge time	t _{DAL} (min)	Programmed WR + r	oundup (t _{RP} / t _{CK} (avg))	nCK	





Deremeter	Cumhal	- 083 (DDR4-2400)		Unit	Noto			
Parameter	Symbol	Min	Max	Unit	Note			
	CS_n to C	Command Address Latency						
CS to Command Address Latency	t _{CAL}	5	-	nCK				
DRAM Data Timing								
DQS, DQS to DQ skew, per group, per access	t _{DQSQ}	-	0.17	t _{ск} (avg)/2	13,18			
DQ output hold time per group, per access from DQS, DQS	t _{QH}	0.74	-	t _{ск} (avg)/2	13,17, 18			
	D	ata Strobe Timing						
DQS, DQS differential READ Preamble (1 clock preamble)	t _{RPRE}	0.9	-	t _{ск}				
DQS, DQS differential READ Preamble (2 clock preamble)	t _{RPRE2}	1.8	-	t _{ск}				
DQS, DQS differential READ Postamble	t _{RPST}	0.33	-	t _{ск}				
DQS, DQS differential output high time	t _{QSH}	0.4	-	t _{ск}	21			
DQS, DQS differential output low time	t _{QSL}	0.4	-	t _{ск}	20			
DQS, DQS differential WRITE Preamble (1 clock preamble)	t _{wPRE}	0.9	-	t _{ск}				
DQS, DQS differential WRITE Preamble (2 clock preamble)	t _{WPRE2}	1.8	-	t _{ск}				
DQS, DQS differential WRITE Postamble	twpst	0.33	-	t _{ск}				
DQS, DQS low-impedance time (Referenced from RL-1)	$t_{LZ}(DQS)$	-300	150	ps				
DQS, DQS high-impedance time (Referenced from RL+BL/2)	t _{HZ} (DQS)	-	150	ps				
DQS, DQS differential input low pulse width	t _{DQSL}	0.46	0.54	t _{ск}				
DQS, DQS differential input high pulse width	t _{DQSH}	0.46	0.54	t _{ск}				
DQS, DQS rising edge to CK, CK rising edge (1 clock preamble)	t _{DQSS}	-0.27	0.27	t _{cĸ}				
DQS, $\overline{\text{DQS}}$ falling edge setup time to CK, $\overline{\text{CK}}$ rising edge	t _{DSS}	0.18	-	t _{ск}				
DQS, DQS falling edge hold time from CK, CK rising edge	t _{DSH}	0.18	-	t _{ск}				
DQS, $\overline{\text{DQS}}$ rising edge output timing location from rising CK, $\overline{\text{CK}}$ with DLL On mode	t _{DQSCK} (DLL On)	-175	175	ps				
		MPSM Timing						
Command path disable delay upon MPSM	t _{MPED}	t _{MOD} (min)+	-	t _{ск}				
entry Valid clock requirement after MPSM entry	t _{CKMPE}	t _{CPDED} (min) t _{MOD} (min)+	-	t _{ск}				
Valid alaak raguiramant bafara MBSM avit	+	t _{CPDED} (min)		+				
Fxit MPSM to commands not requiring a	ICKMPX	ICKSRX(IIIIII)	-	ICK				
locked DLL	t _{XMP}	t _{xs} (min)	-	t _{ск}				
Exit MPSM to commands requiring a locked DLL	t _{XMPDLL}	t _{XMP} (min)+ t _{XSDLL} (min)	-	t _{ск}				
CS setup time to CKE	t _{MPX_S}	t _{ıs} min + t _{ıH} min	-	ns				
CS High hold time to CKE rising edge	t _{MPX_HH}	t _{xP} min	-	ns				





BEYOND LIMITS

Devenenter	Symbol	- 083 (DDR4-2400)		11	Nata				
Parameter	Symbol	Min	Max	Unit	Note				
CS Low hold time to CKE rising edge	t _{MPX_LH}	12	t _{xmp} -10ns	ns					
Calibration Timing									
Power-up and RESET calibration time	t _{ZQinit}	1024	-	nCK					
Normal operation Full calibration time	t _{ZQoper}	512	-	nCK					
Normal operation Short calibration time	tzqcs	128	-	nCK					
	Rese	t/Self Refresh Timing		•					
Exit Reset from CKE HIGH to a valid	+	Max(5nCK,t _{RFC} (min)+		nCK					
command	^L XPR	10ns)	_	non					
Exit Self Refresh to commands not requiring a locked DI I	t _{xs}	t _{RFC} (min) + 10ns	-	nCK					
SRX to commands not requiring a locked DLL	t _{xs_abort}	t (min) 10mm		-01/					
in Self Refresh ABORT	(min)	$t_{RFC4}(min) + 10nS$	-	nck					
Exit Self Refresh to ZQCL,ZQCS and MRS	t _{XS_FAST}	t _{RFC4} (min) + 10ns	-	nCK					
Exit Self Refresh to commands requiring a	(11111)								
locked DLL	t _{XSDLL}	t _{DLLK} (min)	-	nCK					
Minimum CKE low width for Self refresh entry	t _{CKESB}	t _{cke} (min) + 1nCK	-	nCK					
to exit timing	+	t (min) + 1nCK +							
to exit timing with CA Parity enabled	CKESR_	PL	-	nCK					
Valid Clock Requirement after Self Refresh	+	Max(EnCK 10nc)		nCK					
Entry (SRE) or Power-Down Entry (PDE)	LCKSRE	Max(SHCK, TOHS)	-	nok					
Valid Clock Requirement after Self Refresh	t _{CKSRE_}	May(EnCK 10nc) + Pl		nCK					
when CA Parity is enabled	PAR	Max(SHOR, TOHS) + FL	-	nor					
Valid Clock Requirement before Self Refresh									
Exit (SRX) or Power-Down Exit (PDX) or	t _{CKSRX}	Max(5nCK,10ns)	-	nCK					
	Pa	wor Down Timing							
Exit Power Down with DLL on to any valid	FU								
command; Exit Precharge Power Down with				014					
DLL frozen to commands not requiring a	t _{XP}	Max(4nCK,6ns)	-	nCK					
locked DLL									
CKE minimum pulse width	t _{cke}	Max(3nCK,5ns)	-	nCK	31,32				
Command pass disable delay	t _{CPDED}	4	-	nCK					
Power Down Entry to Exit Timing	t _{PD}	t _{CKE} (min)	9*t _{REFI}		6				
Timing of ACT command to Power Down entry	t _{ACTPDEN}	2	-	nCK	7				
Timing of PRE or PREA command to Power Down entry	t _{PRPDEN}	2	-	nCK	7				
Timing of RD/RDA command to Power Down	t			nCK					
entry	^L RDPDEN	NL+4+1	-	IICK					
Timing of WR command to Power Down entry (BL8OTF, BL8MRS, BC4OTF)	t _{WRPDEN}	WL+4+(t _{WR} /t _{CK} (avg))	-	nCK	4				
Timing of WRA command to Power Down entry (BL8OTF, BL8MRS, BC4OTF)	twrapden	WL+4+WR+1	-	nCK	5				
Timing of WR command to Power Down entry (BC4MRS)	t _{WRPBC4}	WL+2+(t _{WR} /t _{CK} (avg))	-	nCK	4				





- 083 (DDR4-2400) Unit Note 8.4

BEYOND LIMITS

Deremeter	Symbol	888 (22)		Unit	Noto
Parameter	Symbol	Min	Мах	Unit	Note
Timing of WRA command to Power Down entry (BC4MRS)	t _{WRAPBC} 4DEN	WL+2+WR+1	-	nCK	5
Timing of REF command to Power Down entry	t _{REFPDEN}	2	-	nCK	7
Timing of MRS command to Power Down entry	t _{MRSPDEN}	t _{MOD} (min)	-	nCK	
		PDA Timing			
Mode Register Set command cycle time in PDA mode	t _{mrd_pda}	Max(16nCK, 10ns)	-		
Mode Register Set command update delay in PDA mode	t _{mod_pda}	t _{MC}	D		
		ODT Timing			
Asynchronous RTT turn-on delay (Power- Down with DLL frozen)	t _{AONAS}	1.0	9.0	ns	
Asynchronous RTT turn-off delay (Power- Down with DLL frozen)	t _{aofas}	1.0	9.0	ns	
RTT dynamic change skew	t _{ADC}	0.3	0.7	t _{ск} (avg)	
	Writ	e Leveling Timing			
First DQS, DQS rising edge after write leveling mode is promgrammed	t _{wLMRD}	40	-	nCK	12
DQS, DQS delay after write leveling mode is programmed	t _{wldqsen}	25	-	nCK	12
Write leveling setup time from rising CK, CK crossing to rising DQS/DQS crossing	t _{wLS}	0.13	-	t _{ск} (avg)	
Write leveling hold time from rising DQS/ DQS crossing to rising CK, CK crossing	t _{WLH}	0.13	-	t _{ск} (avg)	
Write leveling output delay	t _{wLO}	0	9.5	ns	
	С	A Parity Timing		•	
Commands not guaranteed to be executed during this time	t _{par_} unknown	-	PL		
Delay from errant command to ALERT	t _{PAR_}	-	PL+6ns		
Pulse width of ALERT signal when asserted		72	144	nCK	
Timing from when Alert is asserted till controller must start providing DES commands in Persistent CA parity mode	t _{PAR_} ALERT_	-	64	nCK	
Parity Latency	PL	5		nCK	
	CR	C Error Reporting			
	t _{CRC}	-			
CRC error to ALERT laterncy		3	13	ns	
CRC ALERT pulse width	ALERT_PW	6	10	nCK	
		t _{REFI}		1	
t _{RFC1} (min)	4Gb	260	-	ns	34
t _{RFC2} (min)	4Gb	160	-	ns	34
t _{RFC4} (min)	4Gb	110	-	ns	34





BEYOND LIMITS

INTELLIGENT MEMORY

Devenueter	Symbol	- 075 (DD	11	Nata	
Parameter	Symbol	Min	Мах	Unit	note
Minimum Clock Cycle Time (DLL off mode)	t _{ск} (DLL_OFF)	8	20	ns	
Average Clock Period	t _{ск} (avg)	0.750	<0.833	ns	35,36
Average high pulse width	t _{CH} (avg)	0.48	0.52	t _{ск} (avg)	
Average low pulse width	t _{cL} (avg)	0.48	0.52	t _{ск} (avg)	
Absolute Clock Period	t _{ск} (abs)	t _{cк} (avg)min + T _{iit} (per)min_tot	t _{ск} (avg)max + T _{jit} (per)max_tot	t _{ск} (avg)	
Absolute clock HIGH pulse width	t _{cH} (abs)	0.45	-	t _{ск} (avg)	23
Absolute clock LOW pulse width	t _{CL} (abs)	0.45	-	t _{ск} (avg)	24
Clock Period Jitter – total	JIT(per)_tot	-38	38	ps	25
Clock Period Jitter – deterministic	JIT(per)_dj	-19	19	ps	26
Clock Period Jitter during DLL locking period	t _{JIT} (per,lck)	-30	30	ps	
Cycle to Cycle Period Jitter	tJIT(cc)_total	7	75	ps	25
Cycle to Cycle Period Jitter deterministic	tJIT(cc)_dj	3	8	ps	26
Cycle to Cycle Period Jitter during DLL locking period	t _{JIT} (cc,lck)	e	0	ps	
Duty Cycle Jitter	tJIT(duty)	TBD	TBD	ps	
Cumulative error across 2 cycles	t _{ERR} (2per)	-55	55	ps	
Cumulative error across 3 cycles	t _{ERR} (3per)	-66	66	ps	
Cumulative error across 4 cycles	t _{ERR} (4per)	-73	73	ps	
Cumulative error across 5 cycles	t _{ERR} (5per)	-78	78	ps	
Cumulative error across 6 cycles	t _{ERR} (6per)	-83	83	ps	
Cumulative error across 7 cycles	t _{ERR} (7per)	-87	87	ps	
Cumulative error across 8 cycles	t _{ERR} (8per)	-91	91	ps	
Cumulative error across 9 cycles	t _{ERR} (9per)	-94	94	ps	
Cumulative error across 10 cycles	t _{ERR} (10per)	-96	96	ps	
Cumulative error across 11 cycles	t _{ERR} (11per)	-99	99	ps	
Cumulative error across 12 cycles	t _{ERR} (12per)	-101	101	ps	
Cumulative error across 13 cycles	t _{ERR} (13per)	-103	103	ps	
Cumulative error across 14 cycles	t _{ERR} (14per)	-104	104	ps	
Cumulative error across 15 cycles	t _{ERR} (15per)	-106	106	ps	
Cumulative error across 16 cycles	t _{ERR} (16per)	-108	108	ps	
Cumulative error across 17 cycles	t _{ERR} (17per)	-110	110	ps	
Cumulative error across 18 cycles	t _{ERR} (18per)	-112	112	ps	
Cumulative error across n = 13, 14 49, 50 cycles	t _{ERR} (nper)	t _{ERR} (nper)min = ((1 + 0.6 t _{ERR} (nper)max = ((1 + 0.6	8ln(n))*tJIT(per)_total min) 8ln(n))*tJIT(per)_total max)	ps	
Command and Address setup time to CK, \overline{CK} referenced to V _{ih} (ac) / V _i (ac) levels	t _{IS} (base)	55	-	ps	
Command and Address setup time to CK, \overline{CK} referenced to V _{ref} levels	$t_{\text{IS}}(V_{\text{ref}})$	145	-	ps	



BEYOND LIMITS

INTELLIGENT MEMORY

_	Cumbal	- 075 (DE			
Parameter	Symbol	Min	Max	Unit	Note
Command and Address hold time to CK, CK referenced to V _{ih} (dc) / V _i (dc) levels	t _⊮ (base)	80	-	ps	
Command and Address hold time to CK, CK referenced to V _{ref} levels	t _{IH} (Vref)	145	-	ps	
Control and Address Input pulse width for each input	t _{IPW}	385	-	ps	
	Comma	nd and Address Timing			
CAS to CAS command delay for same bank group	t _{CCD_L}	max(5nCK,5ns)	-	nCK	34
CAS to CAS command delay for different bank group	t _{CCD_S}	4	-	nCK	34
ACTIVATE to ACTIVATE Command delay to different bank group for 2KB page size	t _{RRD_S} (2K)	Max(4nCK,5.3ns)	-	nCK	34
ACTIVATE to ACTIVATE Command delay to different bank group for 1KB page size	t _{RRD_S} (1K)	Max(4nCK,3ns)	-	nCK	34
ACTIVATE to ACTIVATE Command delay to different bank group for 1/2KB page size	t _{RRD_S} (1/2K)	Max(4nCK,3ns)	-	nCK	34
ACTIVATE to ACTIVATE Command delay to same bank group for 2KB page size	t _{RRD_L} (2K)	Max(4nCK,6.4ns)	-	nCK	34
ACTIVATE to ACTIVATE Command delay to same bank group for 1KB page size	t _{RRD_L} (1K)	Max(4nCK,4.9ns)	-	nCK	34
ACTIVATE to ACTIVATE Command delay to same bank group for 1/2KB page size	t _{RRD_L} (1/2K)	Max(4nCK,4.9ns)	-	nCK	34
Four activate window for 2KB page size	t _{FAW} _2K	Max(28nCK,30ns)	-	ns	34
Four activate window for 1KB page size	t _{FAW} _1K	Max(20nCK,21ns)	-	ns	34
Four activate window for 1/2KB page size	t _{FAW} _1/2K	Max(16nCK,12ns)	-	ns	34
Delay from start of internal write transaction to internal read command for different bank group	t _{wtr_s}	Max(2nCK,2.5ns)	-		1,2, 34
Delay from start of internal write transaction to internal read command for same bank group	t _{wrr_L}	Max(4nCK,7.5ns)	-		1,34
Internal READ Command to PRECHARGE Command delay	t _{RTP}	Max(4nCK,7.5ns)	-		34
WRITE recovery time	t _{wR}	15	-	ns	1
Write recovery time when CRC and DM are enabled	twr_crc	t _{wn+} max(5nCK,3.75ns)	-	ns	1,28
Delay from start of internal write transaction to internal read command for different bank group with both CRC and DM enabled	_ t _{wtr_s} _crc_dm	t _{wrn_s} +max (5nCK,3.75ns)	-	ns	2,29, 34
Delay from start of internal write transaction to internal read command for same bank group with both CRC and DM enabled	t _{wtr_l} _crc_dm	t _{WTR_L} +max (5nCK,3.75ns)	-	ns	3,30, 34
DLL locking time	t _{DLLK}	854	-	nCK	
Mode Register Set command cycle time	t _{MRD}	8	-	nCK	
Mode Register Set command update delay	t _{MOD}	Max(24nCK,15ns)	-	nCK	37
Multi-Purpose Register Recovery Time	t _{MPRR}	1	-	nCK	33
Multi-Purpose Register Write Recovery Time	twe mpe	t _{MOD} (min)+AL+PL	-	nCK	
Auto precharge write recovery + precharge time	t _{DAL} (min)	Programmed WR + r	oundup (t _{RP} / t _{CK} (avg))	nCK	





Baramatar	Symbol	- 075 (DDR4-2666)		Unit	Noto			
Parameter	Symbol	Min	Max	Unit	Note			
	CS_n to C	Command Address Latency						
CS to Command Address Latency	t _{CAL}	5	-	nCK				
DRAM Data Timing								
DQS, DQS to DQ skew, per group, per access	t _{DQSQ}	-	0.18	t _{ск} (avg)/2	13,18			
DQ output hold time per group, per access from DQS, $\overline{\text{DQS}}$	t _{QH}	0.74	-	t _{ск} (avg)/2	13,17, 18			
	D	ata Strobe Timing			-			
DQS, DQS differential READ Preamble (1 clock preamble)	t _{RPRE}	0.9	-	t _{ск}				
DQS, DQS differential READ Preamble (2 clock preamble)	t _{RPRE2}	1.8	-	t _{ск}				
DQS, DQS differential READ Postamble	t _{RPST}	0.33	-	t _{ск}				
DQS, DQS differential output high time	t _{QSH}	0.4	-	t _{CK}	21			
DQS, DQS differential output low time	t _{QSL}	0.4	-	t _{ск}	20			
DQS, DQS differential WRITE Preamble (1 clock preamble)	t _{wPRE}	0.9	-	t _{ск}				
DQS, DQS differential WRITE Preamble (2 clock preamble)	t _{WPRE2}	1.8	-	t _{ск}				
DQS, DQS differential WRITE Postamble	t _{wPST}	0.33	-	t _{ск}				
DQS, DQS low-impedance time (Referenced from RL-1)	$t_{LZ}(DQS)$	-310	170	ps				
DQS, DQS high-impedance time (Referenced from RL+BL/2)	t _{HZ} (DQS)	-	170	ps				
DQS, DQS differential input low pulse width	t _{DQSL}	0.46	0.54	t _{ск}				
DQS, DQS differential input high pulse width	t _{DQSH}	0.46	0.54	t _{CK}				
DQS, \overline{DQS} rising edge to CK, \overline{CK} rising edge (1 clock preamble)	t _{DQSS}	-0.27	0.27	t _{ск}				
DQS, DQS falling edge setup time to CK, CK rising edge	t _{DSS}	0.18	-	t _{ск}				
DQS, DQS falling edge hold time from CK, CK rising edge	t _{DSH}	0.18	-	t _{ск}				
DQS, $\overline{\text{DQS}}$ rising edge output timing location from rising CK, $\overline{\text{CK}}$ with DLL On mode	t _{DQSCK} (DLL On)	-170	170	ps				
		MPSM Timing						
Command path disable delay upon MPSM entry	t _{MPED}	t _{MOD} (min)+ t _{CPDED} (min)	-	t _{ск}				
Valid clock requirement after MPSM entry	t _{CKMPE}	t _{MOD} (min)+ t _{CPDED} (min)	-	t _{ск}				
Valid clock requirement before MPSM exit	t _{CKMPX}	t _{CKSRX} (min)	-	t _{ск}				
Exit MPSM to commands not requiring a locked DLL	t _{XMP}	t _{xs} (min)	-	t _{ск}				
Exit MPSM to commands requiring a locked DLL	t _{XMPDLL}	t _{XMP} (min)+ t _{XSDLL} (min)	-	t _{ск}				
CS setup time to CKE	t _{MPX_S}	t _{ıs} min + t _{ıH} min	-	ns				
CS High hold time to CKE rising edge	t _{MPX_HH}	t _{XP}	-	ns				





Devenseter	Symbol	- 075 (DDR4-2666)		11	Nata				
Parameter	Symbol	Min	Мах	Unit	Note				
CS Low hold time to CKE rising edge	t _{MPX_LH}	12	t _{xmp} -10ns	ns					
Calibration Timing									
Power-up and RESET calibration time	t _{ZQinit}	1024	-	nCK					
Normal operation Full calibration time	t _{ZQoper}	512	-	nCK					
Normal operation Short calibration time	tzacs	128	-	nCK					
	Rese	t/Self Refresh Timing		1					
Exit Reset from CKE HIGH to a valid	+	Max(5nCK,t _{RFC} (min)+		nCK					
command	LXPR	10ns)	-	non					
Exit Self Refresh to commands not requiring a	t _{xs}	t _{BFC} (min) + 10ns	-	nCK					
SRX to commands not requiring a locked DLL	t _{xs abort}								
in Self Refresh ABORT	(min)	t _{RFC4} (min) + 10ns	-	nCK					
Exit Self Refresh to ZQCL,ZQCS and MRS	t _{XS_FAST}	t _{RFC4} (min) + 10ns	-	nCK					
(CL,CWL,WR,RTP and Gear Down)	(min)								
locked DLL	t _{XSDLL}	t _{DLLK} (min)	-	nCK					
Minimum CKE low width for Self refresh entry	tokesp	t _{cv∈} (min) + 1nCK	_	nCK					
to exit timing	tokesh			nort					
to exit timing with CA Parity enabled	CKESR_	t _{CKE} (min) + 1nCK + PI	-	nCK					
Valid Clock Requirement after Self Refresh									
Entry (SRE) or Power-Down Entry (PDE)	ICKSRE	Max(5nCK,10nS)	-	nCK					
Valid Clock Requirement after Self Refresh	t _{CKSRE_}			-01					
when CA Parity is enabled	PAR	Max(50CK, 100S) + PL	-	NGK					
Valid Clock Requirement before Self Refresh									
Exit (SRX) or Power-Down Exit (PDX) or	t _{CKSRX}	Max(5nCK,10ns)	-	nCK					
Reset Exit									
	Po	ower Down Timing							
command: Exit Precharge Power Down with									
DLL frozen to commands not requiring a	t _{XP}	Max(4nCK,6ns)	-	nCK					
locked DLL									
CKE minimum pulse width	t _{CKE}	Max(3nCK,5ns)	-	nCK	31,32				
Command pass disable delay	t _{CPDED}	4	-	nCK					
Power Down Entry to Exit Timing	t _{PD}	t _{ске} (min)	9*t _{REFI}		6				
Timing of ACT command to Power Down entry	t ACTPDEN	2	-	nCK	7				
Timing of PRE or PREA command to Power	t _{PRPDEN}	2	-	nCK	7				
Down entry									
entry	t _{RDPDEN}	RL+4+1	-	nCK					
Timing of WR command to Power Down entry (BL8OTF, BL8MRS, BC4OTF)	t _{WRPDEN}	WL+4+(t _{WR} /t _{CK} (avg))	-	nCK	4				
Timing of WRA command to Power Down entry (BL8OTF, BL8MRS, BC4OTF)	twrapden	WL+4+WR+1	-	nCK	5				
Timing of WR command to Power Down entry (BC4MRS)	t _{WRPBC4} DEN	WL+2+(t _{WR} /t _{CK} (avg))	-	nCK	4				





INTELLIGENT MEMORY

BEYOND LIMITS

D		- 075 (DDR4-2666)			Nata
Parameter	Symbol	Min	Max	Unit	Note
Timing of WRA command to Power Down entry (BC4MRS)	t _{wrapbc} 4den	WL+2+WR+1	-	nCK	5
Timing of REF command to Power Down entry	t _{REFPDEN}	2	-	nCK	7
Timing of MRS command to Power Down entry	t _{MRSPDEN}	t _{MOD} (min)	-	nCK	
	I	PDA Timing			1
Mode Register Set command cycle time in PDA mode	t _{MRD_PDA}	Max(16nCK, 10ns)	-		
Mode Register Set command update delay in PDA mode	t _{mod_pda}	t _{MC}	ספ		
		ODT Timing			
Asynchronous RTT turn-on delay (Power- Down with DLL frozen)	t _{aonas}	1.0	9.0	ns	
Asynchronous RTT turn-off delay (Power- Down with DLL frozen)	t _{AOFAS}	1.0	9.0	ns	
RTT dynamic change skew	t _{ADC}	0.3	0.7	t _{ск} (avg)	
	Writ	te Leveling Timing			
First DQS, DQS rising edge after write leveling mode is promgrammed	t _{wlmrd}	40	-	nCK	12
DQS, DQS delay after write leveling mode is	t _{wldqsen}	25	-	nCK	12
Write leveling setup time from rising CK, CK crossing to rising DOS/DOS crossing	t _{WLS}	0.13	-	t _{ск} (avg)	
Write leveling hold time from rising DQS/DQS crossing to rising CK, CK crossing	t _{WLH}	0.13	-	t _{ск} (avg)	
Write leveling output delay	t _{wLO}	0	9.5	ns	
Write leveling output error	t _{WLOE}	0	2	ns	
	C	A Parity Timing			
Commands not guaranteed to be executed during this time	t _{PAR_}	-	PL		
Delay from errant command to ALERT assertion	t _{PAR_} ALERT_ON	-	PL+6ns		
Pulse width of ALERT signal when asserted	t _{PAR_} ALERT_PW	80	160	nCK	
Timing from when Alert is asserted till	t _{PAR_}				
controller must start providing DES commands	ALERT_	-	71	nCK	
in Persistent CA parity mode	RSP				
Parity Latency	PL	5		nCK	
	CR	C Error Reporting		1	r
CRC error to ALERT laterncy	t _{crc_}	3	13	ns	
CRC ALERT pulse width	CRC_ ALERT_PW	6	10	nCK	





Parameter	Symbol	- 075 (DD	Unit	Noto	
		Min	Мах	Unit	Note
Geardown setup time	t_{GEAR_setup}	2	-	nCK	
Geardown hold time	$t_{\text{GEAR}_{\text{hold}}}$	2	-	nCK	
		t _{REFI}			
t _{RFC1} (min)	4Gb	260	-	ns	34
t _{RFC2} (min)	4Gb	160	-	ns	34
t _{BFC4} (min)	4Gb	110	-	ns	34

Notes for AC Electrical Characteristics

TASHFF

- 1. Start of internal write transaction is defined as follows:
 - For BL8 (Fixed by MRS and on-the-fly) : Rising clock edge 4 clock cycles after WL.
- For BC4 (on-the-fly) : Rising clock edge 4 clock cycles after WL.
- For BC4 (fixed by MRS) : Rising clock edge 2 clock cycles after WL.
- 2. A separate timing parameter will cover the delay from write to read when CRC and DM are simultaneously enabled.
- 3. Commands requiring a locked DLL are: READ (and RAP) and synchronous ODT commands.
- 4. t_{WR} is defined in ns, for calculation of t_{WRPDEN} it is necessary to round up t_{WR}/t_{CK} to the next integer.
- 5. WR in clock cycles as programmed in MR0.
- 6. t_{REFI} depends on TCASE.
- 7. CKE is allowed to be registered low while operations such as row activation, precharge, autoprecharge or refresh are in progress, but power-down I_{DD} spec will not be applied until finishing those operations.

REYOND LIMITS

- For these parameters, the DDR4 SDRAM device supports t_{nPARAM}[nCK]=RU{t_{PARAM}[ns]/t_{CK}(avg)[ns]}, which is in clock cycles assuming all input clock jitter specifications are satisfied.
- 9. When CRC and DM are both enabled, $t_{WR_CRC_DM}$ is used in place of t_{WR} .
- 10. When CRC and DM are both enabled, $t_{\text{WTR}_S_CRC_DM}$ is used in place of t_{WTR_S} .
- 11. When CRC and DM are both enabled, $t_{WTR_L_CRC_DM}$ is used in place of t_{WTR_L} .
- 12. The max values are system dependent.
- 13. DQ to DQS total timing per group where the total includes the sum of deterministic and random timing terms for a specified BER. BER spec and measurement method are TBD.
- 14. The deterministic component of the total timing. Measurement method TBD.
- 15. DQ to DQ static offset relative to strobe per group. Measurement method TBD.
- 16. This parameter will be characterized and guaranteed by design.
- 17. When the device is operated with the input clock jitter, this parameter needs to be derated by the actual t_{jit}(per)_total of the input clock. (output deratings are relative to the SDRAM input clock). Example TBD.
- 18. DRAM DBI mode is off.
- 19. DRAM DBI mode is enabled. Applicable to x8 DRAM only.
- 20. t_{QSL} describes the instantaneous differential output low pulse width on DQS DQS, as measured from on falling edge to the next consecutive rising edge.
- 21. t_{QSH} describes the instantaneous differential output high pulse width on DQS DQS, as measured from on falling edge to the next consecutive rising edge.
- 22. There is no maximum cycle time limit besides the need to satisfy the refresh interval t_{REFI}.
- 23. t_{CH}(abs) is the absolute instantaneous clock high pulse width, as measured from one rising edge to the following falling edge.
- 24. t_{CL}(abs) is the absolute instantaneous clock low pulse width, as measured from one falling edge to the following rising edge.
- 25. Total jitter includes the sum of deterministic and random jitter terms for specified BER. BER target and measurement method are TBD.
- 26. The deterministic jitter component out of the total jitter. This parameter is characterized and guaranteed by design.
- 27. This parameter has to be even number of clocks.
- 28. When CRC and DM are both enabled, $t_{WR_CRC_DM}$ is used in place of t_{WR} .
- 29. When CRC and DM are both enabled, $t_{\text{WTR}_S_\text{CRC}_\text{DM}}$ is used in place of t_{WTR_S} .
- 30. When CRC and DM are both enabled, twtr_L_CRC_DM is used in place of twtr_L.
- 31. After CKE is registered LOW, CKE signal level shall be maintained below VILDC for t_{CKE} specification (Low pulse width).
- 32. After CKE is registered HIGH, CKE signal level shall be maintained above VIHDC for t_{CKE} specification (High pulse width).
- 33. Defined between end of MPR read burst and MRS which reloads MPR or disables MPR function.
- 34. Parameters apply from t_{ck}(avg)min to t_{ck}(avg)max at all standard JEDEC clock period values as stated in the Speed Bin Tables.
- 35. This parameter must keep consistency with Speed Bin Tables.
- 36. DDR4-1600 AC timing apply if DRAM operates at lower than 1600 MT/s data rate. UI=t_{CK}(avg).min/2
- 37. For MR7 commands, the minimum delay to a subsequent non-MRS command is 5nCK.



C

Package Diagram (x8) 78-Ball Fine Pitch Ball Grid Array Outline







NOTE: ALL DIMENSIONS ARE IN MILLIMETERS.





Revision History

Rev	History	Release Date	Remark
1.0	Formal release	Dec. 2019	
2.0	 Revise Part Number Information Revise Mode Register MR0-MR7 Revise I_{DD} Specification Revise Speed Bin Table Revise AC Characteristics Remove Industrial Option 	Mar. 2021	