



Marking

256Mbit SDRAM 3.3 VOLT IM2516SDBAT ____16M X16

| | 6 | 75 |
|--|---------|---------|
| System Frequency (f_{CK3}) CAS Latency = 3 | 166 MHz | 133 MHz |
| Clock Cycle Time (t_{CK3}) \overline{CAS} Latency = 3 | 6 ns | 7.5 ns |
| Clock Access Time (t_{AC3}) \overline{CAS} Latency = 3 | 5.4 ns | 5.4 ns |
| Clock Access Time (t_{AC2}) \overline{CAS} Latency = 2 | 5.4 ns | 6 ns |

Features

- 4 banks x 4Mbit x 16 organization
- High speed data transfer rates up to 166 MHz
- Full Synchronous Dynamic RAM, with all signals referenced to clock rising edge
- Single Pulsed RAS Interface
- Data Mask for Read/Write Control
- Four Banks controlled by BA0 & BA1
- Programmable CAS Latency: 2, 3
- Programmable Wrap Sequence: Sequential or Interleave
- Programmable Burst Length:
- 1, 2, 4, 8 and full page for Sequential Type
- 1, 2, 4, 8 for Interleave Type
- Multiple Burst Read with Single Write Operation
- Automatic and Controlled Precharge Command
- Random Column Address every CLK (1-N Rule)
- Power Down Mode
- Auto Refresh and Self Refresh
- Refresh Interval: 8192 cycles/64 ms
- Available in 54 Pin TSOP II
- LVTTL Interface
- Single 3.3 V \pm 0.3 V Power Supply

Option

| Configuration | |
|--|-----------------|
| - 16Mx16 (4 Bank x 4Mbit x 16) | 2516 |
| Package | |
| - 54-pin TSOP | Т |
| Leaded/Lead-free | |
| - Leaded | <blank></blank> |
| - Lead-free/RoHS | G |
| Speed/Cycle Time | |
| - 6ns @ CL3 (PC166) | -6 |
| - 7.5ns @ CL3 (PC133) | -75 |
| Temperature | |
| - Commercial 0°C to 70°C Ta | <blank></blank> |
| - Industrial -40°C to 85°C Ta | I |
| Automotive Grade | |
| - Non-Automotive | <blank></blank> |
| - Automotive AEC-Q100 | А |
| * Possible combinations: IA = AEC-Q100 Grade 3, HA = A | AEC- Q100 |

REVOND LIMITS

^a Possible combinations: IA = AEC-Q100 Grade 3, HA = AEC-Q100 Grade 2, XA/YA = AEC-Q100 Grade 1

Example part number: IM2516SDBATG-6IA

Description

The IM2516SDBAT is a four bank Synchronous DRAM organized as 4 banks x 4Mbit x 16. The IM2516SDBAT achieves high speed data transfer rates up to 166 MHz by employing a chip architecture that prefetches multiple bits and then synchronizes the output data to a system clock.

All of the control, address, data input and output circuits are synchronized with the positive edge of an externally supplied clock.

Operating the four memory banks in an interleaved fashion allows random access operation to occur at higher rate than is possible with standard DRAMs. A sequential and gapless data rate of up to <u>166</u> MHz is possible depending on burst length, CAS latency and speed grade of the device.

DATASHEET



Part Number Information







| Description | Pkg. | Pin Count | | | |
|-------------|------|-----------|--|--|--|
| TSOP-II | Т | 54 | | | |

54 Pin Plastic TSOP-II x16 PIN CONFIGURATION Top View

| | 1 | | | _ | r i | |
|-----------------|---|----|--------|--------------------|-----|----------------|
| VDD | | 1 | 5 | 4 | | VSS |
| DQ ₀ | | 2 | 5 | 3 | | DQ15 |
| Vddq | | 3 | 5 | 2 | | VSSQ |
| DQ1 | | 4 | 5 | 1 | | DQ14 |
| DQ2 | | 5 | 5 | 0 | | DQ13 |
| VSSQ | | 6 | 4 | 9 | | VDDQ |
| DQ3 | | 7 | 4 | 8 | | DQ12 |
| DQ4 | | 8 | 4 | 7 | | DQ11 |
| Vddq | | 9 | 4 | 6 | | VSSQ |
| DQ5 | | 10 | 4 | 5 | | DQ10 |
| DQ6 | | 11 | 4 | 4 | | DQ9 |
| VSSQ | | 12 | 4 | 3 | | VDDQ |
| DQ7 | | 13 | 4 | 2 | | DQ8 |
| VDD | | 14 | 4 | 1 | | VSS |
| LDQM | | 15 | 4 | 0 | | NC |
| WE | | 16 | 3 | 9 | | UDQM |
| CAS | | 17 | 3 | 8 | | CLK |
| RAS | | 18 | 3 | 7 | | CKE |
| CS | | 19 | 3 | 6 | | A12 |
| BA0 | | 20 | 3 | 5 | | A11 |
| BA1 | | 21 | 3 | 4 | | A9 |
| A10 | | 22 | 3 | 3 | | A ₈ |
| A ₀ | | 23 | 3 | 2 | | A7 |
| A1 | | 24 | 3 | 1 | | A ₆ |
| A ₂ | | 25 | 3 | 0 | | A5 |
| A ₃ | | 26 | 2 | 9 | | A ₄ |
| Vdd | | 27 | 2 | 8 | | VSS |
| | | | 356164 | /- <mark>01</mark> | | |

| Pin Names | |
|---------------------------------|-----------------------------------|
| CLK | Clock Input |
| CKE | Clock Enable |
| CS | Chip Select |
| RAS | Row Address Strobe |
| CAS | Column Address Strobe |
| WE | Write Enable |
| A ₀ -A ₁₂ | Address Inputs |
| BA0, BA1 | Bank Select |
| DQ0-DQ15 | Data Input/Output |
| LDQM, UDQM | Data Mask |
| V _{DD} | Power (3.3V ± 0.3V) |
| V _{SS} | Ground |
| V _{DDQ} | Power for I/O's $(3.3V \pm 0.3V)$ |
| V _{SSQ} | Ground for I/O's |
| NC | Not connected |



-40 to 85 °C for Industrial

Capacitance*

TASHEET

| at Ta=0 to 25 °C | $V_{DD} = V_{DDC}$ | $= 3.3 \text{ V} \pm 0.3 \text{ V}$ |
|------------------|--------------------|-------------------------------------|
|------------------|--------------------|-------------------------------------|

| Parameter | Symbol | Max. | Unit |
|---------------------------------|-----------------|------|------|
| Input Capacitance (A0-A12) | C _{I1} | 5 | pF |
| Input Capacitance: control pins | C _{I2} | 5 | pF |
| Input Capacitance (CLK) | C _{IN} | 4 | pF |
| Input/output Capacitance: (I/O) | C _{IO} | 6 | pF |

*Note:Capacitance is sampled and not 100% tested.

Block Diagram

Row Addresses Column Addresses A0 - A8, AP, BA0, BA1 A0 - A12, BA0, BA1 Column address Row address Column address **Refresh Counter** buffer buffer counter Row decoder Row decoder Row decoder Row decoder Memory array Memory array Memory array Memory array Sense amplifier & I(O) bus sng Bank 2 Bank 3 Bank 1 decoder er & I(O) Bank 0 amplifier & I(O) de coc ier & 8192 x 512 8192 x 512 8192 x 512 8192 x 512 Column x 16 bit x 16 bit x 16 bit ;olumn x 16 bit Ĩ Control logic & timing generator Input buffer Output buffer DQ0-DQ15 CLK RAS CAS CKE SS МE DQM0-DQM3

X16 Configuration

*Note:

Absolute Maximum Ratings*

Operating temperature range0 to 70 °C for Commercial

> Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage of the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Datasheet version 2.0



Signal Pin Description

DATASHEET

| Pin | Туре | Signal | Polarity | Function |
|----------------|-----------------|--------|------------------|--|
| CLK | Input | Pulse | Positive Edge | The system clock input. All of the SDRAM inputs are sampled on the rising edge of the clock. |
| CKE | Input | Level | Active High | Activates the CLK signal when high and deactivates the CLK signal when low, thereby initiates either the Power Down mode or the Self Refresh mode. |
| CS | Input | Pulse | Active Low | $\overline{\text{CS}}$ enables the command decoder when low and disables the command decoder when high. When the command decoder is disabled, new commands are ignored but previous operations continue. |
| RAS, CAS WE | Input | Pulse | Active Low | When sampled at the positive rising edge of the clock, \overline{CAS} , \overline{RAS} , and \overline{WE} define the command to be executed by the SDRAM. |
| A0 - A12 | Input | Level | | During a Bank Activate command cycle, A0-A12 defines the row address (RA0-RA12) when sampled at the rising clock edge. During a Read or Write command cycle, A0-An defines the column address (CA0-CAn) when sampled at the rising clock edge. CAn depends from the SDRAM organization: • 16M x 16 SDRAM CA0–CA8. In addition to the column address, A10(=AP) is used to invoke autoprecharge operation at the end of the burst read or write cycle. If A10 is high, autoprecharge is selected and BA0, BA1 defines the bank to be precharged. If A10 is low, autoprecharge is disabled. During a Precharge command cycle, A10(=AP) is used in conjunction with BA0 and BA1 to control which bank(s) to precharge. If A10 is high, all four banks will BA0 and BA1 are used to define which bank to precharge. |
| BA0, BA1 | Input | Level | — | Selects which bank is to be active. |
| DQx | Input Output | Level | — | Data Input/Output pins operate in the same manner as on conventional DRAMs. |
| LDQM UDQM | Input | Pulse | Active High | The Data Input/Output mask places the DQ buffers in a high impedance state when sam- pled high. In Read mode, DQM has a latency of two clock cycles and controls the outpu buffers like an output enable. In Write mode, DQM has a latency of zero and operates as a word mask by allowing input data to be written if it is low but blocks the write operation i DQM is high. |
| VDD, VSS | Supply | | | Power and ground for the input buffers and the core logic. |
| VDDQ VSSQ | Supply | _ | _ | Isolated power supply and ground for the output buffers to provide improved noise immunity. |

Operation Definition

HFF

All of SDRAM operations are defined by states of control signals \overline{CS} , \overline{RAS} , \overline{CAS} , \overline{WE} , and DQM at the positive edge of the clock. The following list shows the truth table for the operation commands.

BEYOND LIMITS

INTELLIGENT MEMORY

| Operation | Device State | CKE n-1 | CKE n | cs | RAS | CAS | WE | DQM | A0-9, A11, A12 | A10 | BS0 BS1 |
|---------------------------|---------------------|------------|----------|----|-----|-----|----|-----|----------------------|-----|------------|
| Row Activate | Idle ³ | н | х | L | L | н | н | х | V | V | V |
| Read | Active ³ | н | x | L | н | L | н | х | V | L | V |
| Read w/Autoprecharge | Active ³ | н | х | L | н | L | н | х | V | н | V |
| Write | Active ³ | н | х | L | н | L | L | х | V | L | V |
| Write with Autoprecharge | Active ³ | н | х | L | н | L | L | х | V | н | V |
| Row Precharge | Any | н | x | L | L | н | L | х | х | L | V |
| Precharge All | Any | н | х | L | L | н | L | х | х | н | х |
| Mode Register Set | Idle | н | x | L | L | L | L | х | V | V | V |
| No Operation | Any | н | x | L | н | н | н | x | х | х | х |
| Device Deselect | Any | н | х | н | х | х | х | х | х | х | х |
| Auto Refresh | Idle | н | н | L | L | L | н | х | х | х | х |
| Self Refresh Entry | Idle | н | L | L | L | L | н | х | х | х | х |
| Self Refresh Exit | Idle | | | н | х | х | х | | | | |
| | (Self Refr.) | L | н | L | н | н | х | × | X | X | X |
| Power Down Entry | Idle | | | н | х | х | х | | | | |
| | Active ⁴ | н | | L | н | н | х | × | X | X | X |
| Power Down Exit | Any | | | н | х | х | х | | | | |
| | (Power Down) | L | н | L | н | н | L | × | X | X | X |
| Data Write/Output Enable | Active | н | х | х | х | х | х | L | х | х | х |
| Data Write/Output Disable | Active | н | x | х | х | х | х | н | х | х | х |

Notes:

1. V = Valid, X = Don't Care, L = Logic Low, H = Logic High

2. CKEn signal is input level when commands are provided, CKEn-1 signal is input level one clock before the commands are provided.

3. There are state of bank designated by BS0, BS1 signals.

4. Power Down Mode cannot entry in the burst cycle

Power On and Initialization

The default power on state of the mode register is supplier specific and may be undefined. The following power on and initialization sequence guarantees the device is preconditioned to each users specific needs. Like a conventional DRAM, the Synchronous DRAM must be powered up and initialized in a predefined manner. During power on, all VDD and VDDQ pins must be built up simultaneously to the specified voltage when the input signals are held in the "NOP" state. The power on voltage must not exceed VDD+0.3V on any of the input pins or VDD supplies. The CLK signal must be started at the same time. After power on, an initial pause of 200 us is required followed by a precharge of both banks using the precharge command. To prevent data contention on the DQ bus during power on, it is required that the DQM and CKE pins be held high during the initial pause period. Once all banks have been precharged, the Mode Register Set Command must be issued to initialize the Mode Register. A minimum of two Auto Refresh cycles (CBR) are also required. These may be done before or after programming the Mode Register. Failure to follow these steps may lead to unpredictable start-up modes.

Programming the Mode Register

The Mode register designates the operation mode at the read or write cycle. This register is divided into 4 fields. A Burst Length Field to set the length of the burst, an Addressing Selection bit to program the column access sequence in a burst cycle (interleaved or sequential), a CAS Latency Field to set the access time at clock cycle and a Operation mode field to differentiate between normal operation (Burst read and burst Write) and a special Burst Read and Single Write mode. The mode set operation must be done before any activate command after the initial power up. Any content of the mode register can be altered by re-executing the mode set command. All banks must be in precharged state and CKE must be high at least one clock before the mode set operation. After the mode register is set, a Standby or <u>NOP</u> command is required. Low signals of RAS, CAS, and WE at the positive edge of the clock activate the mode set operation. Address input data at this timing defines parameters to be set as shown in the previous table.

Read and Write Operation

When RAS is low and both CAS and WE are high at the positive edge of the clock, a RAS cycle starts. According to address data, a word line of the selected bank is activated and all of sense amplifiers associated to the wordline are set. A CAS cycle is triggered by setting RAS high and CAS low at a clock timing after a necessary delay, t_{RCD} , from the RAS timing. WE is used to define either a read (WE = H) or a write (WE = L) at this stage.

SDRAM provides a wide variety of fast access modes. In a single CAS cycle, serial data read or write operations are allowed at up to a 166 MHz data rate. The numbers of serial data bits are the burst length programmed at the mode set operation, i.e., one of 1, 2, 4, 8 and full page. Column addresses are segmented by the burst length and serial data accesses are done within this boundary. The first column address to be accessed is supplied at the CAS timing and the subsequent addresses are generated automatically by the programmed burst length and its sequence. For example, in a burst length of 8 with interleave sequence, if the first address is '2', then the rest of the burst sequence is 3, 0, 1, 6, 7, 4, and 5.

Full page burst operation is only possible using sequential burst type. Full Page burst operation does not terminate once the burst length has been reached. (At the end of the page, it will wrap to the start address and continue.) In other words, unlike burst length of 2, 4, and 8, full page burst continues until it is terminated using another command.





Address Input for Mode Set (Mode Register Operation)

ATASHEET



Similar to the page mode of conventional DRAM's, burst read or write accesses on any column address are possible once the RAS cycle latches the sense amplifiers. The maximum t_{RAS} or the refresh interval time limits the number of random column accesses. A new burst access can be done even before the previous burst ends. The interrupt operation at every clock cycles is supported. When the previous burst is interrupted, the remaining addresses are overridden by the new address with the full burst length. An interrupt which accompanies with an operation change from a read to a write is possible by exploiting DQM to avoid bus contention.

When two or more banks are activated sequentially, interleaved bank read or write operations are possible. With the programmed burst length, alternate access and precharge operations on two or more banks can realize fast serial data access modes among many different pages. Once two or more banks are activated, column to column interleave operation can be done between different pages.





Burst Length and Sequence:

| Burst Length | Starting Address (A2 A1 A0) | Sequential Burst Addressing (decimal) | | | | | | Interleave Burst Addressing (decimal) | | | | | | | | | |
|-----------------|--|---|--|--------------------------------------|--------------------------------------|---------------------------------|--------------------------------------|---|--|--------------------------------------|--------------------------------------|--------------------------------------|---------------------------------|---------------------------------|--------------------------------------|---------------------------------|--------------------------------------|
| 2 | xx0 xx1 | 0, 1 1, 0 | | | | | | 0, 1 1, 0 | | | | | | | | | |
| 4 | x00 x01 x10 x11 | | 0, 1, 2, 3 1, 2, 3, 0 2, 3, 0, 1 3, 0, 1, 2 | | | | | | 0, 1, 2, 3 1, 0, 3, 2 2, 3, 0, 1 3, 2, 1, 0 | | | | | | | | |
| 8 | 000 001 010 011 100 101 110 111 | 0 1 2 3 4 5 6 7 | 1 2 3 4 5 6 7 0 | 2 3 4 5 6 7 0 1 | 3 4 5 6 7 0 1 2 | 4 5 7 0 1 2 3 | 5 6 7 0 1 2 3 4 | 6 7 0 1 2 3 4 5 | 7 0 1 2 3 4 5 6 | 0 1 2 3 4 5 6 7 | 1 0 3 2 5 4 7 6 | 2 3 0 1 6 7 4 5 | 3 2 1 7 6 5 4 | 4 5 7 0 1 2 3 | 5 4 7 6 1 0 3 2 | 6 7 4 5 2 3 0 | 7 6 5 4 3 2 1 0 |
| Full Page | nnn | | Cr | n, C | n+1 | , Cr | +2 | | | | | not | sup | por | ted | | |

Refresh Mode

SDRAM has two refresh modes, Auto Refresh and Self Refresh. Auto Refresh is similar to the CAS -before-RAS refresh of conventional DRAMs. All of banks must be precharged before applying any refresh mode. An on-chip address counter increments the word and the bank addresses and no bank information is required for both refresh modes.

The chip enters the Auto Refresh mode, when RAS and CAS are held low and CKE and WE are held high at a clock timing. The mode restores word line after the refresh and no external precharge command is necessary. A minimum tRC time is required between two automatic refreshes in a burst refresh mode. The same rule applies to any access command after the automatic refresh operation.

The chip has an on-chip timer and the Self Refresh mode is available. It enters the mode when \overrightarrow{RAS} , \overrightarrow{CAS} , and CKE are low and \overrightarrow{WE} is high at a clock timing. All of external control signals including the clock are disabled. Returning CKE to high enables the clock and initiates the refresh exit operation. After the exit command, at least one t_{RC} delay is required prior to any access command.

DQM Function

DQM has two functions for data I/O read and write operations. During reads, when it turns to "high" at a clock timing, data outputs are disabled and become high impedance after two clock delay (DQM Data Disable Latency t_{DQZ}). It also provides a data mask function for writes. When DQM is activated, the write operation at the next clock is prohibited (DQM Write Mask Latency t_{DQW} = zero clocks).

Power Down

In order to reduce standby power consumption, a power down mode is available. All banks must be precharged and the necessary Precharge delay (t_{RP}) must occur before the SDRAM can enter the Power Down mode. Once the Power Down mode is initiated by holding CKE low, all of the receiver circuits except CLK and CKE are gated off. The Power Down mode does not perform any refresh operations, therefore the device can't remain in Power Down mode longer than the Refresh period (t_{REF}) of the device. Exit from this mode is performed by taking CKE "high". One clock delay is required for mode entry and exit.





Auto Precharge

Two methods are available to precharge SDRAMs. In an automatic precharge mode, the CAS timing accepts one extra address, CA10, to determine whether the chip restores or not after the operation. If CA10 is high when a Read Command is issued, the **Read with Auto-Precharge** function is <u>initiated</u>. The SDRAM automatically enters the precharge operation one clock before the last data out for CAS latencies 2, two clocks for CAS latencies 3 and three clocks for CAS latencies 4. If CA10 is high when a Write Command is issued, the **Write with Auto-Precharge** function is initiated. The SDRAM automatically enters the precharge function is initiated. The SDRAM automatically enters the precharge function is initiated. The SDRAM automatically enters the precharge function is initiated. The SDRAM automatically enters the precharge operation a time delay equal to t_{WR} (Write recovery time) after the last data in. **Auto-Precharge** does not apply to full-page burst mode.

Precharge Command

There is also a separate precharge command available. When RAS and WE are low and CAS is high at a clock timing, it triggers the precharge operation. Three address bits, BA0, BA1 and A10 are used to define banks as shown in the following list. The precharge command can be imposed one clock before the last data out for CAS latency = 2, two clocks before the last data out for CAS latency = 3. Writes require a time delay twr from the last data out to apply the precharge command. A full-page burst may be truncated with a Precharge command to the same bank.

| A10 | BA0 | BA1 | |
|-----|-----|-----|-----------|
| 0 | 0 | 0 | Bank 0 |
| 0 | 0 | 1 | Bank 1 |
| 0 | 1 | 0 | Bank 2 |
| 0 | 1 | 1 | Bank 3 |
| 1 | х | х | all Banks |

Bank Selection by Address Bits:

Burst Termination

Once a burst read or write operation has been initiated, there are several methods in which to terminate the burst operation prematurely. These methods include using another Read or Write Command to interrupt an existing burst operation, use a Precharge Command to interrupt a burst cycle and close the active bank, or using the Burst Stop Command to terminate the existing burst operation but leave the bank open for future Read or Write Commands to the same page of the active bank. When interrupting a burst with another Read or Write Command care must be taken to avoid I/O contention. The Burst Stop Command, however, has the fewest restrictions making it the easiest method to use when terminating a burst operation before it has been completed. If a Burst Stop command is issued during a burst write operation, then any residual data from the burst write cycle will be ignored. Data that is presented on the I/O pins before the Burst Stop Command is registered will be written to the memory. The full-page burst is used in conjunction with Burst Terminate Command to generate arbitrary burst lengths.





Recommended Operation and Characteristics for LV-TTL

 $V_{SS} = 0 \text{ V}; V_{DD}, V_{DDQ} = 3.3 \text{ V} \pm 0.3 \text{ V}$

| | | Limit | | | |
|---|-------------------|-------|---------|------|-------|
| Parameter | Symbol | min. | max. | Unit | Notes |
| Input high voltage | V _{IH} | 2.0 | VDD+0.3 | V | 1, 2 |
| Input low voltage | V _{IL} | - 0.3 | 0.8 | V | 1, 2 |
| Output high voltage ($I_{OUT} = -4.0 \text{ mA}$) | V _{OH} | 2.4 | - | V | |
| Output low voltage (I _{OUT} = 4.0 mA) | V _{OL} | - | 0.4 | V | |
| Input leakage current, any input (0 V < V_{IN} < 3.6 V, all other inputs = 0 V) | I _{I(L)} | -10 | 10 | uA | |
| Output leakage current (DQ is disabled, 0 V < V _{OUT} < V _{DD}) | I _{O(L)} | -10 | 10 | uA | |

Note:

1. All voltages are referenced to $V_{\mbox{\scriptsize SS}}.$

2. V_{IH} may overshoot to V_{DD} + 2.0 V for pulse width of < 4ns with 3.3V. V_{IL} may undershoot to -2.0 V for pulse width < 4.0 ns with 3.3V. Pulse width measured at 50% points with amplitude measured peak to DC reference.

Operating Currents

 V_{DD} = 3.3 V ± 0.3 V (Recommended Operating Conditions unless otherwise noted)

| | | I | | | | |
|--------|---|--|----|-----|----|------|
| Symbol | Parameter & Test Condition | | -6 | -75 | | Note |
| IDD1 | Operating Current $t_{RC} = t_{RCMIN.}, t_{RC} = t_{CKMIN}.$ Active-precharge command cycling, without Burst Operation | 1 bank operation | 60 | 55 | mA | 1 |
| IDD2P | Precharge Standby Current in | t _{CK} = min. | 2 | 2 | mA | 1 |
| IDD2PS | Power Down Mode $\underline{CS} = V_{IH}, CKE \le V_{IL(max)}$ | t _{CK} = Infinity | 2 | 2 | mA | 1 |
| IDD2N | Precharge Standby Current in Non-Power Down Mode $\overline{CS} = V_{IH}$, CKE $\geq V_{IL(max)}$ | t _{CK} = min. | 25 | 20 | mA | |
| IDD3NS | No Operating Current t _{CK} = | $\text{CKE} \geq \text{V}_{\text{IH}(\text{MIN.})}$ | 40 | 30 | mA | |
| IDD3N | \overline{min} , CS = V _{IH(min)} bank ; active state (4 banks) | $\begin{array}{l} CKE \leq V_{IL(MAX.)} \\ (Power \ down \\ mode) \end{array}$ | 40 | 30 | mA | |
| IDD4 | Burst Operating Current t _{CK} = min Read/Write command cycling | | 85 | 75 | mA | 1,2 |
| IDD5 | Auto Refresh Current t _{CK} = min Auto Refresh command cycling | | 80 | 70 | mA | 1 |
| IDD6 | Self Refresh Current Self Refresh Mode, CKE≤ 0.2V | Std Versions | 5 | 4 | mA | |
| | | Lower Power Version (-L) | 2 | 2 | mA | |

Notes:

1. These parameters depend on the cycle rate and these values are measured by the cycle rate under the minimum value of t_{CK} and t_{RC} . Input signals are changed one time during t_{CK} .

2. These parameter depend on output loading. Specified values are obtained with output open.





AC Characteristics 1,2,3

 V_{SS} = 0 V; V_{DD} = 3.3 V \pm 0.3 V, t_{T} = 1 ns

| | | | | Limit | Values | | | |
|----------------------|-----------|--|---------|------------|-----------|------------|------------|------|
| | | | - | -6 | | '5 | | |
| # | Symbol | Parameter | Min. | Max. | Min. | Max. | Unit | Note |
| Clock | and Clock | Enable | | | | | | |
| 1 | tCK | Clock Cycle Time CL = 3 CL = 2 | 6 10 | - | 7.5 10 | - | ns ns | |
| 2 | tCK | Clock Frequency CL = 3 CL = 2 | - | 166 100 | | 133 100 | MHz MHz | |
| 3 | tAC | Access Time from Clock CL = 3 CL = 2 | - | 5.4 6 | | 5.4 6 | ns ns | 2,3 |
| 4 | tCKH | Clock High Pulse Width | 2.5 | - | 2.5 | - | ns | |
| 5 | tCKL | Clock Low Pulse Width | 2.5 | - | 2.5 | - | ns | |
| 6 | tΤ | Transition Time | 0.3 | 1.5 | 0.3 | 1.5 | ns | |
| Setup and Hold Times | | | | | | | | |
| 7 | tAS | Address and Bank Select Set-up Time | 1.5 | - | 1.5 | - | ns | 4 |
| 8 | tAH | Address and Bank Hold Time | 0.8 | - | 0.8 | - | ns | 4 |
| 9 | tCES | Clock Enable Set-up Time | 1.5 | - | 1.5 | - | ns | |
| 10 | tCEH | Clock Enable Hold Time | 0.8 | - | 0.8 | - | ns | |
| 11 | tSB | Power Down Mode Entry Time | 0 | 6 | 0 | 7.5 | ns | |
| 12 | tDS | Data-in Setup Time | 1.5 | - | 1.5 | - | ns | |
| 13 | tDH | Data-in Hold Time | 0.8 | - | 0.8 | - | ns | |
| Com | mon Param | eters | | | | | | |
| 14 | tRCD | Row to Column Delay Time | 18 | - | 20 | - | ns | 5 |
| 15 | tRP | Row Precharge Time | 18 | - | 20 | - | ns | 5 |
| 16 | tRAS | Row Active Time | 42 | 100K | 45 | 100K | ns | 5 |
| 17 | tRC | Row Cycle Time | 60 | - | 67.5 | - | ns | 5 |
| 18 | tRRD | Activate(a) to Activate(b) Command Period | 12 | - | 15 | - | ns | 5 |
| 19 | tCCD | CAS (a) to CAS(b) Command Period | 1 | - | 1 | - | СК | |
| 20 | tDPL | Data-in to Precharge Command for Manual precharge | 12 | - | 15 | - | ns | |
| 21 | tCS | Command Setup Time | 1.5 | - | 1.5 | - | ns | |
| 22 | tCH | Command Hold Time | 0.8 | - | 0.8 | - | ns | |
| Refre | sh Cycle | | | | | | | |
| 23 | tREF | Refresh Period (8192 cycles) | - | 64 | - | 64 | ms | |





| | | | Limit \ | /alues | | | |
|----------------|---|---|---|---|--|---|---|
| | | - | 6 | -7 | 75 | | |
| Symbol | Parameter | Min. | Max. | Min. | Max. | Unit | Note |
| tSREX | Self Refresh Exit Time | - | СК | | | | |
| ycle | | | | | | | |
| tOH | Data Out Hold Time | 2 | - | 2 | - | ns | 2 |
| tLZ | Data Out to Low Impendance Time | 1 | - | 1 | - | ns | |
| +L IV | Data Out to High Impendance Time (CL = 3) | - | 5.4 | - | 5.4 | ns | 6 |
| ιπλ | Data Out to High Impendance Time (CL = 2) | - | 6 | - | 6 | ns | |
| tDQZ | DQM Data Out Disable Latency | - | 2 | - | 2 | СК | |
| egister Set Cy | cle | | | | | | |
| tRSC | Mode Register Set Cycle Time | 2 | - | 2 | - | СК | |
| ycle | | | | | | | |
| tWR | Write Recovery Time for Auto Precharge | 12 | - | 15 | - | ns | |
| tDAL | Data In to Active Delay | 4 | - | 5 | - | СК | |
| tDQW | DQM Write Mask Latency | 0 | - | 0 | - | СК | |
| | Symbol tSREX rcle tOH tLZ tHX tDQZ egister Set Cy tRSC rcle tWR tDAL tDQW | SymbolParametertSREXSelf Refresh Exit TimercletOHData Out Hold TimetLZData Out to Low Impendance TimetHXData Out to High Impendance Time (CL = 3)Data Out to High Impendance Time (CL = 2)tDQZDQM Data Out Disable Latencyegister Set CycletRSCMode Register Set Cycle TimercletWRWrite Recovery Time for Auto PrechargetDALData In to Active DelaytDQWDQM Write Mask Latency | SymbolParameterMin.tSREXSelf Refresh Exit Time10rcle10tCHData Out Hold Time2tLZData Out to Low Impendance Time1tHXData Out to High Impendance Time (CL = 3)-Data Out to High Impendance Time (CL = 2)-tDQZDQM Data Out Disable Latency-egister Set Cycle-tRSCMode Register Set Cycle Time2rcle-tWRWrite Recovery Time for Auto Precharge12tDALData In to Active Delay4tDQWDQM Write Mask Latency0 | Limit VSymbolParameterMin.Max.tSREXSelf Refresh Exit Time10-rcle10tLZData Out Hold Time2-tLZData Out to Low Impendance Time1-tHXData Out to High Impendance Time (CL = 3)-5.4Data Out to High Impendance Time (CL = 2)-6tDQZDQM Data Out Disable Latency-2egister Set Cycle2tRSCMode Register Set Cycle Time2-tWRWrite Recovery Time for Auto Precharge12-tDALData In to Active Delay4-tDQWDQM Write Mask Latency0- | Limit ValuesSymbolParameterMin.Max.Min.tSREXSelf Refresh Exit Time10-10rcle10-10-10tCHData Out Hold Time2-2tLZData Out to Low Impendance Time1-1tHXData Out to High Impendance Time (CL = 3)-5.4-Data Out to High Impendance Time (CL = 2)-6-tDQZDQM Data Out Disable Latency-2-tRSCMode Register Set Cycle Time2-2tWRWrite Recovery Time for Auto Precharge12-15tDALData In to Active Delay4-5tDQWDQM Write Mask Latency0-0 | Limit ValuesSymbolParameter-75Min.Max.Min.Max.tSREXSelf Refresh Exit Time10-10-rcle10-10tLZData Out Hold Time2-2-2-tLZData Out to Low Impendance Time (CL = 3)-5.4-5.4-tHXData Out to High Impendance Time (CL = 2)-6-66tDQZDQM Data Out Disable Latency-2-2-2egister Set Cycle2-2-2-tWRWrite Recovery Time for Auto Precharge12-15tDALData In to Active Delay4-5tDQWDQM Write Mask Latency0-0-0- | Limit ValuesSymbolLimit ValuesSymbolParameter0-75Min.Max.Min.Max.UnittSREXSelf Refresh Exit Time10-10-CKrcletOHData Out Hold Time2-2-nstLZData Out to Low Impendance Time (CL = 3)-5.4-5.4nstHXData Out to High Impendance Time (CL = 2)-6-6nstDQZDQM Data Out Disable Latency-2-2CKegister Set CycletWRWrite Recovery Time for Auto Precharge12-15-nstDALData In to Active Delay4-5-CKtDQWDQM Write Mask Latency0-0-CK |

Notes for AC Parameters:

- 1. For proper power-up see the operation section of this data sheet.
- 2. AC timing tests have $V_{IL} = 0.4V$ and $V_{IH} = 2.4V$ with the timing referenced to the 1.4 V crossover point. The transition time is measured between V_{IH} and V_{IL} . All AC measurements assume $t_T = 1$ ns with the AC output load circuit shown in Figure 1.





- 3. If clock rising time is longer than 1 ns, a time $(t_T/2 0.5)$ ns has to be added to this parameter.
- 4. If t_T is longer than 1 ns, a time $(t_T 1)$ ns has to be added to this parameter.
- 5. These parameter account for the number of clock cycle and depend on the operating frequency of the clock, as follows:

the number of clock cycle = specified value of timing period (counted in fractions as a whole number)

Self Refresh Exit is a synchronous operation and begins on the 2nd positive clock edge after CKE returns high. Self Refresh Exit is not complete until a time period equal to tRC is satisfied once the Self Refresh Exit command is registered.

6. Referenced to the time which the output achieves the open circuit condition, not to output voltage level

DATASHEET



Timing Diagrams

- 1. Bank Activate Command Cycle
- 2. Burst Read Operation
- 3. Read Interrupted by a Read
- 4. Read to Write Interval
 - 4.1 Read to Write Interval
 - 4.2 Minimum Read to Write Interval
 - 4.3 Non-Minimum Read to Write Interval
- 5. Burst Write Operation
- 6. Write and Read Interrupt
 - 6.1 Write Interrupted by a Write
 - 6.2 Write Interrupted by Read
- 7. Burst Write & Read with Auto-Precharge
 - 7.1 Burst Write with Auto-Precharge
 - 7.2 Burst Read with Auto-Precharge
- 8. Burst Termination
 - 8.1 Termination of a Burst Write Operation
 - 8.2 Termination of a Burst Write Operation
- 9. AC- Parameters
 - 9.1 AC Parameters for a Write Timing
 - 9.2 AC Parameters for a Read Timing
- 10. Mode Register Set
- 11. Power on Sequence and Auto Refresh (CBR)
- 12. Power Down Mode
- 13. Self Refresh (Entry and Exit)
- 14. Auto Refresh (CBR)





Timing Diagrams (Cont'd)

15. Random Column Read (Page within same Bank)

15.1 CAS Latency = 2

15.2 CAS Latency = 3

16. Random Column Write (Page within same Bank)

16.1 CAS Latency = 2

16.2 CAS Latency = 3

17. Random Row Read (Interleaving Banks) with Precharge

17.1 CAS Latency = 2

17.2 CAS Latency = 3

18. Random Row Write (Interleaving Banks) with Precharge

18.1 \overline{CAS} Latency = 2

18.2 CAS Latency = 3

19. Precharge Termination of a Burst

19.1 CAS Latency = 2

19.2 CAS Latency = 3

20. Full Page Burst Operation

20.1 Full Page Burst Read, \overline{CAS} Latency = 2

20.2 Full Page Burst Read, CAS Latency = 3

21. Full Page Burst Operation

21.1 Full Page Burst Write, \overline{CAS} Latency = 2

21.2 Full Page Burst Write, \overline{CAS} Latency = 3



1. Bank Activate Command Cycle





2. Burst Read Operation



3. Read Interrupted by a Read

DATASHEFT



BEYOND LIMITS

INTELLIGENT MEMORY

4.1 Read to Write Interval



4.2 Minimum Read to Write Interval

DATASHEET





4.3 Non-Minimum Read to Write Interval



(Burst Length = 4, \overline{CAS} latency = 2, 3)



5. Burst Write Operation

TASHFFT



6.1 Write Interrupted by a Write



BEYOND LIMITS

INTELLIGENT MEMORY

19

6.2 Write Interrupted by a Read

DATASHEET

(Burst Length = 4, \overline{CAS} latency = 2, 3)



7.1 Burst Write with Auto-Precharge



Burst Length = 2, \overline{CAS} latency = 2, 3)

Bank can be reactivated after two

BEYOND LIMITS

INTELLIGENT MEMORY

7.2 Burst Read with Auto-Precharge

TASHEET

Burst Length = 4, \overline{CAS} latency = 2, 3)





8.1 Termination of a Burst Read Operation

DATASHEET



BEYOND LIMITS

INTELLIGENT MEMORY

8.2 Termination of a Burst Write Operation

 $(\overline{CAS} \ latency = 2, 3)$



Input data for the Write is masked.



DATASHEET











11. Power on Sequence and Auto Refresh (CBR)

DATASHEET

DATASHEET





13. Self Refresh (Entry and Exit)

DATASHEET

BEYOND LIMITS

INTELLIGENT MEMORY







31



DATASHEET



Datasheet version 2.0







Datasheet version 2.0















20.1 Full Page Read Cycle (1 of 2)





DATASHEET

20.2 Full Page Read Cycle (2 of 2)



BEYOND LIMITS

INTELLIGENT MEMORY



DATASHEET

21.1 Full Page Write Cycle (1 of 2)



BEYOND LIMITS

INTELLIGENT MEMORY



Burst Stop Command

Complete List of Operation Commands

SDRAM Function Truth Table

DATASHEET

| CURRENT STATE ¹ | CS | RAS | CAS | WE | BS | Addr | ACTION |
|-----------------------------------|----------------------------|---------------------------------|---------------------------------|--------------------------------------|-------------------------------------|--|---|
| Idle | H L L L L L L | X H H L L L L | X H H L H H L L | X H L X H L H L | X BS BS BS X Op- | X X X RA AP X Code | NOP or Power Down NOP ILLEGAL ² ILLEGAL ² Row (&Bank) Active; Latch Row Address NOP ⁴ Auto-Refresh or Self-Refresh ⁵ Mode reg. Access ⁵ |
| Row Active | H L L L L L | X H H L L L | X H L H H L | X X H L H L X | X BS BS BS S X | X X CA,AP CA,AP X AP X | NOP NOP Begin Read; Latch CA; DetermineAP Begin Write; Latch CA; DetermineAP ILLEGAL ² Precharge ILLEGAL |
| Read | H L L L L L | X H H H L L L | X H H L L H H L | X H L H L H L X | X BS BS BS BS X | X X CA,AP CA,AP X AP X | NOP (Continue Burst to End;>Row Active) NOP (Continue Burst to End;>Row Active) Burst Stop Command > Row Active Term Burst, New Read, DetermineAP ³ Term Burst, Start Write, DetermineAP ³ ILLEGAL ² Term Burst, Precharge ILLEGAL |
| Write | H L L L L L | X H H L L L | X H L L H H L | X H L H L L X | X BS BS BS BS S X | X X CA,AP CA,AP X AP X | NOP (Continue Burst to End;>Row Active) NOP (Continue Burst to End;>Row Active) Burst Stop Command > Row Active Term Burst, Start Read, DetermineAP ³ Term Burst, New Write, DetermineAP ³ ILLEGAL ² Term Burst, Precharge ³ ILLEGAL |
| Read with Auto Precharge | H L L L L L | X H H L L L | X H L L H L | X H L H L X | X BS BS X BS BS X | X X X X X AP X | NOP (Continue Burst to End;> Precharge) NOP (Continue Burst to End;> Precharge) ILLEGAL ² ILLEGAL ² ILLEGAL ILLEGAL ² ILLEGAL ² |

BEYOND LIMITS

INTELLIGENT MEMORY







SDRAM Function Truth Table (continued)

| CURRENT STATE ¹ | CS | RAS | CAS | WE | BS | Addr | ACTION |
|------------------------------------|------------------|----------------------------|----------------------------|---------------------------------|-------------------------------------|---------------------------------------|---|
| Write with Auto Precharge | | X H H L L L | X H L L H L | X H L H L X | X BS BS X BS BS X | X X X X X X AP X | NOP (Continue Burst to End;> Precharge) NOP (Continue Burst to End;> Precharge) ILLEGAL ² ILLEGAL ILLEGAL ILLEGAL ² ILLEGAL ² ILLEGAL |
| Precharging | Η | X H H L L L | X H H L H L | X H L X H L X | X BS BS BS S X | X X X X X AP X | NOP;> Idle after tRP NOP;> Idle after tRP ILLEGAL ² ILLEGAL ² ILLEGAL ² NOP ⁴ ILLEGAL |
| Row Activating | H L L L L | X H H L L L | X H L H L | X H L X H L X | X BS BS BS X | X X X X X AP X | NOP;> Row Active after tRCD NOP;> Row Active after tRCD ILLEGAL ² ILLEGAL ² ILLEGAL ² ILLEGAL ² ILLEGAL |
| Write Recovering | | X H H L L L | X H L H L | X H L X H L X | X BS BS BS BS X | X X X X X AP X | NOP NOP ILLEGAL ² ILLEGAL ² ILLEGAL ² ILLEGAL ² ILLEGAL |
| Refreshing | H L L L L | X H H L L | X H L H L | X H L X X X | x x x x x x | x x x x x x x | NOP;> Idle after tRC NOP;> Idle after tRC ILLEGAL ILLEGAL ILLEGAL ILLEGAL |
| Mode Register Accessing | H L L L | X H H L | X H L X | X H L X X | X X X X X | X X X X X | NOP NOP ILLEGAL ILLEGAL ILLEGAL |





INTELLIGENT MEMORY

Clock Enable (CKE) Truth Table:

| STATE(n) | CKE n-1 | CKE n | CS | RAS | CAS | WE | Addr | ACTION |
|---------------------------|------------|----------|----|-----|-----|----|------|-----------------------------------|
| Self-Refresh ⁶ | Н | Х | Х | Х | Х | Х | Х | INVALID |
| | L | н | н | Х | Х | Х | Х | EXIT Self-Refresh, Idle after tRC |
| | L | н | L | н | н | н | Х | EXIT Self-Refresh, Idle after tRC |
| | L | н | L | н | н | L | Х | ILLEGAL |
| | L | н | L | н | L | Х | Х | ILLEGAL |
| | L | Н | L | L | Х | Х | Х | ILLEGAL |
| | L | L | Х | Х | Х | Х | Х | NOP (Maintain Self-Refresh) |
| Power-Down | н | Х | х | Х | х | х | Х | INVALID |
| | L | н | н | Х | Х | Х | Х | EXIT Power-Down, > Idle. |
| | L | Н | L | н | Н | Н | Х | EXIT Power-Down, > Idle. |
| | L | н | L | н | Н | L | Х | ILLEGAL |
| | L | н | L | н | L | Х | Х | ILLEGAL |
| | L | Н | L | L | Х | Х | Х | ILLEGAL |
| | L | L | Х | Х | Х | Х | Х | NOP (Maintain Low-Power Mode) |
| All. Banks | Н | н | х | х | х | х | х | Refer to the function truth table |
| ldle ⁷ | Н | L | Н | Х | Х | Х | Х | Enter Power- Down |
| | Н | L | L | Н | Н | Н | Х | Enter Power- Down |
| | н | L | L | Н | Н | L | Х | ILLEGAL |
| | Н | L | L | Н | L | Х | Х | ILLEGAL |
| | Н | L | L | L | Н | Х | Х | ILLEGAL |
| | Н | L | L | L | L | Н | Х | Enter Self-Refresh |
| | Н | L | L | L | L | L | Х | ILLEGAL |
| | L | L | Х | Х | Х | Х | Х | NOP |

Abbreviations:

| RA = Row Address of Bank A | CA = Column Address of Bank A | BS = Bank Address |
|----------------------------|-------------------------------|---------------------|
| RB = Row Address of Bank B | CB = Column Address of Bank B | AP = Auto Precharge |
| RC = Row Address of Bank C | CC = Column Address of Bank C | |
| RD = Row Address of Bank D | CD = Column Address of Bank D | |
| | | |

Notes for SDRAM function truth table:

- 1. Current State is state of the bank determined by BS. All entries assume that CKE was active (HIGH) during the preceding clock cycle.
- 2. Illegal to bank in specified state; Function may be legal in the bank indicated by BS, depending on the state of that bank.
- 3. Must satisfy bus contention, bus turn around, and/or write recovery requirements.
- 4. NOP to bank precharging or in Idle state. May precharge bank(s) indicated by BS (and AP).
- 5. Illegal if any bank is not Idle.
- 6. CKE Low to High transition will re-enable CLK and other inputs asynchronously. A minimum setup time must be satisfied before any command other than EXIT.
- 7. Power-Down and Self-Refresh can be entered only from the All Banks Idle State.
- 8. Must be legal command as defined in the SDRAM function truth table.



Package Diagram

54-Pin Plastic TSOP-II (400 mil)



O Does not include plastic or metal protrusion of 0.15 max. per side

Unit in inches [mm]





Revision History

| Rev. | History | Release date | Remark |
|------|--|--------------|--------|
| 1.0 | Release | Jan. 2014 | |
| 1.1 | Add low power part number information | Mar. 2014 | |
| 1.2 | Correct initial pause typo from 200ms to 200us | Jul. 2014 | |
| 1.3 | Correct self refresh exit time from 1CK to 10CK Add option part | May. 2018 | |
| 2.0 | Amend the VDD and VDDQ voltage information on Pin Name table (P3) Change the Pin names of VCC and VCCQ to VDD and VDDQ respectively | Nov. 2018 | |