

IME4G32L4HAB
4Gbit LPDDR4 SDRAM
8 BANKS X 16Mbit X 16 X 2 CHANNELS

Ordering Speed Code	- 083	- 062
	LPDDR4-2400	LPDDR4-3200
Clock Cycle Time (t_{CK})	0.833ns	0.625ns
System Frequency ($f_{CK\ max}$)	1200 MHz	1600 MHz

Features

- Configuration:
 - x32 for 2-channels per device
 - 8 internal banks per each channel
- On-Chip ECC:
 - Single-bit error correction (per 64-bits), which will maximize reliability
 - Optional ERR output signal per channel, which indicates ECC event occurrence
 - ECC Register, which controls ECC function
- Low-voltage Core and I/O Power Supplies:
 - VDD2 /VDDQ = 1.06-1.17V, VDD1 = 1.70-1.95V
- LVSTL(Low Voltage Swing Terminated Logic) I/O Interface
- Internal VREF and VREF Training
- Dynamic ODT :
 - DQ ODT: VSSQ Termination
 - CA ODT: VSS Termination
- Selectable output drive strength (DS)
- Max. Clock Frequency : 1.6GHz (3.2Gbps for one channel)
- 16-bit Pre-fetch DDR data bus
- Single data rate (multiple cycles) command/address bus
- Bidirectional/differential data strobe per byte of data (DQS, (DQS))
- DMI pin support for write data masking and DBI functionality
- Programmable READ and WRITE latencies (RL/WL)
- Programmable and on-the-fly burst lengths (BL =16, 32)
- Support non-target DRAM ODT control
- Directed per-bank refresh for concurrent bank operation and ease of command scheduling
- ZQ Calibration
- Operation Temperature:
 - Industrial ($T_c = -40^{\circ}C$ to $85^{\circ}C$)
- On-chip temperature sensor to control self refresh rate
- On-chip temperature sensor whose status can be read from MR4
- 200-ball x32 Discrete Package (0.80mm x 0.65mm)
- RoHS-compliant, “green” packaging

Option

- Configuration
 - 128Mx32 (8 Banks x 16Mbit x16 x2 Channels)
- Package
 - 200-ball FBGA (10mm x 14.5mm) for x32
- Leaded/Lead-free
 - Leaded
 - Lead-free/RoHS
- Speed/Cycle Time
 - 0.625ns (LPDDR4-3200)
 - 0.833ns (LPDDR4-2400)
- Temperature
 - Industrial $-40^{\circ}C$ to $85^{\circ}C$ T_c

Marking

- 4G32
- B
- <blank>
G
- 062
- 083
- I

Example Part Number: IME4G32L4HABG-062I

Special Features(ECC – Functionality)

- Embedded error correction code (ECC) functionality corrects single bit errors within each 64 bit memory-word.
- The error correction is performed automatically inside the ECC DRAM device.
- Parity data is generated by an internal ECC logic and then stored in additional, dedicated memory space.
- Fully compatible to JEDEC standard DRAM operation and timings.
- JEDEC compliant FBGA package (drop in replacement).

ECC – Functionality / Challenges and Achievements

During the production test, the ECC DRAMs are verified to pass extensive burn-in, core-function and speed tests throughout the complete memory array, including the memory-space for the parity-data. Only when every single memory cell has passed these tests, the ECC function is switched on by hardware and the products get shipped. With the ECC function activated, customers will have unparalleled functionality and quality.

Embedded ECC functionality

Intelligent Memory ECC DRAMs are JEDEC compliant components with integrated error-correction. The internal logic automatically detects and corrects single-bit-errors "on the fly" without any delays or additional latencies compared to conventional DRAM components. ECC DRAMs have additional memory-space to store the ECC-check-bits. Internally, the ECC DRAM works with a 72 bit wide buffer. When writing to the DRAM, an additional 8 ECC check-bits are being generated per each 64 bit data-word. Upon a Read-command, the whole 64+8 bit word is transferred to the buffer and automatically corrected by an ECC Hamming Code (72, 64). The corrected data is then applied to the DQ lines of the ECC DRAM in bit-widths of 4, 8, 16 or 32 bit, depending on the organization of the device.

The ECC algorithm is able to detect and correct one bit-error per 64+8 bit data-word. A 1 Gigabit ECC DRAM component has 16,777,216 data-words of 64 Bits. In each of these data-words, one single-bit error could be corrected, resulting in approximately 16 million times higher reliability of ECC DRAM compared to a conventional DRAM with similar capacity.

Note: If Burst Length x DRAM-I/O-width < 64 bit during a Write-command, the ECC-functionality is limited. Please contact Intelligent Memory for further details.

Comparison to conventional ECC implementation

ECC error correction is very common on high end industrial applications and servers. It normally requires an ECC-capable memory-controller which has an extra-wide data-bus with for example 72 bits (64 data-bits + 8 check-bits). The memory controller generates the required additional check-bits for the data and writes the extra wide data-word to the memory. Upon a Read-command, the memory controller will verify the data-integrity of the data-word + check-bits and performs the correction algorithm. Performing this algorithm affects the systems performance. In addition to the requirement for an ECC-capable memory controller, the conventional way of ECC correction requires multiple DRAMs to be accessed in parallel to achieve the extra-wide bit-width. On Server-memory-modules, for example, 18 DRAM-components with 4 data-lines each are put in parallel to reach the total 72 bit extra-wide data-bus.

With IM ECC DRAM, the check-bit-generation, verification and correction is performed inside the memory device. Every single ECC DRAM performs the error correction by itself, thus it does not require ECC-capable processors/controllers nor any wide data-bus between the controller and the DRAM. Because the ECC DRAM components are JEDEC compliant, they are drop-in replacements to conventional DRAM-memory. Any existing application that is currently built with conventional DRAM can be equipped with error-correction functionality. Note that, if a standard 64 bit memory-module is built using ECC DRAMs, the depth of error-correction is deeper than on 72 bit ECC memory module as each DRAM component on the module performs its own ECC correction-algorithm.

Why is ECC error correction important?

Numerous analyzes and field-studies have proven DRAM single-bit errors to be the root cause of system-malfunctions or data-corruptions.

According to the field-study by the University Of Toronto called "DRAM Errors In The Wild – A Large-Scale field study", 25000 to 70000 ECC correctable single-bit errors occur per Megabit of DRAM within 1 billion hours of operation.

While not every single bit error causes a system crash, the application-software may become unstable or important data can be altered and the wrong data can pass through to external media, resulting in unrecoverable data-errors.

While all DRAMs are factory-tested by long burn-in-testing and effective functional and speed testing with different patterns and voltage variations, single-bit errors are technically not avoidable.

The effects are typically transient and difficult-to-repeat single data-bit flips. Many of these single-bit errors appear only under heavy stress or longer time of use of the DRAM, resulting as random system malfunctions or data-corruptions of the application. After a reset, the systems work again until the next occurrence of a single bit error reappears. It is difficult to prove a defect, as it is only a random effect which shows up in different ways at unknown times.

ECC corrects the output, but not the content of the Memory Array. For maximum stability we recommend to do periodical "scrubbing" (read and overwrite)

Possible root-causes for single-bit errors

DRAM cells consist of capacitors holding an electric charge which defines if the memory-cell contains a logical 0 or 1. These capacitor-cells are switched by transistors.


With the trend to smaller process technologies, higher speeds and lower supply-voltages, DRAM memory cells become more sensitive to noise on the signals, electromagnetic fields, cosmic rays or particle radiation. Also power peaks and variations in the signal-timing can cause single-bit errors.

Furthermore, depending on the age and intensity of use of those DRAM components, memory-cells suffer from various degrees of degradation. The isolation of the capacitors gets reduced and leakage increases, leading to lower data-retention-times of some cells. As data-retention times approach the refresh-times, data-bit tend to sometimes show up an incorrect binary value. The effects often appear only with certain data-patterns, at specific temperatures or at high data-traffic to the DRAM. The cell gets "weak", but the errors in the cell are not easily repeatable as they are not permanent.

There is no way to improve the DRAM technology itself, except by going back to larger processes, lower speeds and higher voltages. Pre-Testing the DRAMs longer, with more stress and wider guardbands, or even with automotive certified screening-processes does not fully protect from the risk of single-bit errors.

The only practical way to avoid single-bit errors is to use error correction algorithms such as ECC.

Part Number Information



4Gb LPDDR4 SDRAM Addressing

Memory Density (per Die)		4Gb
Die Org.		x32
Number of Channels		2
Density per channel		2Gb
Configuration		16Mb x 16DQ x 8 banks x 2 channels
Number of Banks (per Channel)		8
Array Pre-Fetch (Bits, per channel)		256
Number of Rows (per channel)		16,384
Number of Columns (fetch boundaries)		64
Page Size (Bytes)		2,048
Bank Address		BA0-BA2
X16	Row Addresses	R0-R13
	Column Addresses	C0-C9
Burst Starting Address Boundary		64-bit

Pin Configurations

200-ball x32 Discrete Package, 0.80mm x 0.65mm using MO-311

	1	2	3	4	5	6	7	8	9	10	11	12
A	NC	NC	VSS	VDD2	ZQ0			NC	VDD2	VSS	ERR_A	NC
B	NC	DQ0_A	VDDQ	DQ7_A	VDDQ			VDDQ	DQ15_A	VDDQ	DQ8_A	NC
C	VSS	DQ1_A	DMI0_A	DQ6_A	VSS			VSS	DQ14_A	DMI1_A	DQ9_A	VSS
D	VDDQ	VSS	DQS0_T_A	VSS	VDDQ			VDDQ	VSS	DQS1_T_A	VSS	VDDQ
E	VSS	DQ2_A	DQS0_C_A	DQ5_A	VSS			VSS	DQ13_A	DQS1_C_A	DQ10_A	VSS
F	VDD1	DQ3_A	VDDQ	DQ4_A	VDD2			VDD2	DQ12_A	VDDQ	DQ11_A	VDD1
G	VSS	ODT_CA_A	VSS	VDD1	VSS			VSS	VDD1	VSS	NC	VSS
H	VDD2	CA0_A	NC	CS0_A	VDD2			VDD2	CA2_A	CA3_A	CA4_A	VDD2
J	VSS	CA1_A	VSS	CKE0_A	NC			CK_t_A	CK_c_A	VSS	CA5_A	VSS
K	VDD2	VSS	VDD2	VSS	NC			NC	VSS	VDD2	VSS	VDD2
L												
M												
N	VDD2	VSS	VDD2	VSS	NC			NC	VSS	VDD2	VSS	VDD2
P	VSS	CA1_B	VSS	CKE0_B	NC			CK_t_B	CK_c_B	VSS	CA5_B	VSS
R	VDD2	CA0_B	NC	CS0_B	VDD2			VDD2	CA2_B	CA3_B	CA4_B	VDD2
T	VSS	ODT_CA_B	VSS	VDD1	VSS			VSS	VDD1	VSS	RESET_n	VSS
U	VDD1	DQ3_B	VDDQ	DQ4_B	VDD2			VDD2	DQ12_B	VDDQ	DQ11_B	VDD1
V	VSS	DQ2_B	DQS0_C_B	DQ5_B	VSS			VSS	DQ13_B	DQS1_C_B	DQ10_B	VSS
W	VDDQ	VSS	DQS0_T_B	VSS	VDDQ			VDDQ	VSS	DQS1_T_B	VSS	VDDQ
Y	VSS	DQ1_B	DMI0_B	DQ6_B	VSS			VSS	DQ14_B	DMI1_B	DQ9_B	VSS
AA	NC	DQ0_B	VDDQ	DQ7_B	VDDQ			VDDQ	DQ15_B	VDDQ	DQ8_B	NC
AB	NC	NC	VSS	VDD2	VSS			VSS	VDD2	VSS	ERR_B	NC

Notes:

- 0.8mm pitch (X-axis), 0.65mm pitch (Y-axis), 22 rows.
- Top View, A1 in top left corner.
- ODT_CA_[x] balls are wired to ODT_CA_[x] pads of Rank 0 DRAM die. ODT_CA_[x] pads for other ranks (if present) are disabled in the package.
- Die pad VSS and VSSQ signals are combined to VSS package balls.
- 5K, 5N are optional ERR signals.

Signal Pin Description

Pin	Type	Function
CK_t_A, CK_c_A, CK_t_B, CK_c_B	Input	Clock: CK_t and CK_c are differential clock inputs. All address, command, and control input signals are sampled on the crossing of the positive edge of CK_t and the negative edge of CK_c. AC timings for CA parameters are referenced to CK. Each channel (A & B) has its own clock pair.
CKE_A CKE_B	Input	Clock Enable: CKE HIGH activates and CKE LOW deactivates the internal clock circuits, input buffers, and output drivers. Power-saving modes are entered and exited via CKE transitions. CKE is part of the command code. Each channel (A & B) has its own CKE signal.
CS_A CS_B	Input	Chip Select: CS is part of the command code. Each channel (A & B) has its own CS signal.
CA[5:0]_A CA[5:0]_B	Input	Command/Address Inputs: CA signals provide the Command and Address inputs according to the Command Truth Table. Each channel (A&B) has its own CA signals.
ODT_CA_A ODT_CA_B	Input	CA ODT Control: The ODT_CA pin is used in conjunction with the Mode Register to turn on/off the On-Die-Termination for CA pins.
DQ[15:0]_A, DQ[15:0]_B	I/O	Data Input/Output: Bi-direction data bus.
DQS[1:0]_t_A, DQS[1:0]_c_A, DQS[1:0]_t_B, DQS[1:0]_c_B	I/O	Data Strobe: DQS_t and DQS_c are bi-directional differential output clock signals used to strobe data during a READ or WRITE. The Data Strobe is generated by the DRAM for a READ and is edge-aligned with Data. The Data Strobe is generated by the Memory Controller for a WRITE and must arrive prior to Data. Each byte of data has a Data Strobe signal pair. Each channel (A & B) has its own DQS strobes.
DMI[1:0]_A, DMI[1:0]_B	I/O	Data Mask Inversion: DMI is a bi-directional signal which is driven HIGH when the data on the data bus is inverted, or driven LOW when the data is in its normal state. Data Inversion can be disabled via a mode register setting. Each byte of data has a DMI signal. Each channel (A & B) has its own DMI signals. This signal is also used along with the DQ signals to provide write data masking information to the DRAM. The DMI pin function - Data Inversion or Data mask - depends on Mode Register setting.
ZQ	Reference	Calibration Reference: Used to calibrate the output drive strength and the termination resistance. There is one ZQ pin per die. The ZQ pin shall be connected to VDDQ through a 240Ω ± 1% resistor.
VDDQ, VDD1, VDD2	Supply	Power Supplies: Isolated on the die for improved noise immunity.
VSS, VSSQ	GND	Ground Reference: Power supply ground reference.
RESET_n	Input	RESET: When asserted LOW, the RESET_n signal resets all channels of the die. There is one RESET_n pad per die.

ECC Register Description

MR33 for ECC control

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
ECCON	ERRON	CLR ECC	RFU			ECC 2err	ECC Event

Function	Register Type	Operand	Data
ECCON	READ/WRITE	OP[7]	0: ECC function off 1: ECC function on(default)
ERRON		OP[6]	0: ECC ERR info output through ECC pad function off(default) 1: ECC ERR info output through ECC pad function on
CLR ECC	WRITE only	OP[5]	0: ECC Event Record Clear off(default) 1: ECC Event Record Clear on
ECC 2err	READ only	OP[1]	0: No 2bit err 1: 2bit err detect
ECC Event		OP[0]	0: No ECC event 1: ECC Event detect

Bit "ERRON"(OP6) is valid only if bit "ECCON"(bit7) is valid first.
 Bit "CLR ECC"(OP 5) is self clean and will clear both "ECC 2err"(OP 1) and "ECC Event"(OP 0) if it is write with "1".
 Bit "ECC 2err" and "ECC Event" will keep error status valid once set by ECC err information until "CLR ECC" bit sent.

MR34 for ECC error counts

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
ECC event Number							

Function	Register Type	Operand	Data
ECC event Number	READ only	OP[7:0]	00000000B: No ECC event detect 00000001B: 1 time ECC event detect 00000010B: 2 times ECC event detect 00000011B: 3 times ECC event detect . . 11111111B: 255 times ECC event detect

Refresh Requirement

Between SRX command and SRE command, at least one extra refresh command is required. After the DRAM Self Refresh Exit command, in addition to the normal Refresh command at tREFI interval, the LPDDR4 DRAM requires minimum of one extra Refresh command prior to Self Refresh Entry command.

Refresh Requirement Parameters per die for Dual Channel SDRAM devices

Refresh Requirements		Symbol	4Gb	Units	Notes
Density per Channel			2Gb		
Number of banks per channel			8		
Refresh Window (tREFW) (TCASE \leq 85°C)	tREFW		32	ms	
Refresh Window (tREFW) (1/2 Rate Refresh)	tREFW		16	ms	
Refresh Window (tREFW) (1/4 Rate Refresh)	tREFW		8	ms	
Required Number of REFRESH Commands in a tREFW window		R	8192	-	
Average Refresh Interval	REFAB	tREFI	3.904	us	
	REFPB	tREFIpb	488	ns	
Refresh Cycle Time (All Banks)		tRFCab	130	ns	
Refresh Cycle Time (Per Bank)		tRFCpb	60	ns	

Notes:

- Refresh for each channel is independent of the other channel on the die, or other channels in a package. Power delivery in the user's system should be verified to make sure the DC operating conditions are maintained when multiple channels are refreshed simultaneously.
- Self refresh abort feature is available for higher density devices starting with 12 Gb device and tXSR — abort(min) is defined as tRFCpb + 17.5ns.

Absolute Maximum DC Ratings

Stresses greater than those listed may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Symbol	Parameter	Min	Max	Units	Notes
VDD1 supply voltage relative to Vss	VDD1	-0.4	2.1	V	1
VDD2 supply voltage relative to Vss	VDD2	-0.4	1.5	V	1
VDDQ supply voltage relative to VSSQ	VDDQ	-0.4	1.5	V	1
Voltage on any ball except VDD1 relative to Vss	VIN, VOUT	-0.4	1.5	V	
Storage Temperature	TSTG	-55	125	°C	2

Notes:

- See "Power-Ramp" for relationships between power supplies.
- Storage Temperature is the case surface temperature on the center/top side of the LPDDR4 device. For the measurement conditions, please refer to JESD51-2.

Recommended DC Operating Conditions

DRAM	Symbol	Min	Typ	Max	Unit	Notes
Core 1 Power	081	1.70	1.80	1.95	V	1,2
Core 2 Power/Input Buffer Power	VDD2	1.06	1.10	1.17	V	1,2,3
I/O Buffer Power	VDDQ	1.06	1.10	1.17	V	2,3

Notes:

- VDD1 uses significantly less current than VDD2.
- The voltage range is for DC voltage only. DC is defined as the voltage supplied at the DRAM and is inclusive of all noise up to 20MHz at the DRAM package ball.
- VdIVW and TdIVW limits described elsewhere in this document apply for voltage noise on supply voltages of up to 45 mV (peak-to-peak) from DC to 20MHz.

Input Leakage Current

Parameter/Condition	Symbol	Min	Max	Unit	Notes
Input Leakage current	I _L	-4	4	uA	1,2

Notes:

- For CK_t, CK_c, CKE, CS, CA, ODT_{CA} and RESET_n. Any input 0V ≤ VIN ≤ VDD2 (All other pins not under test = 0V).
- CA ODT is disabled for CK_t, CK_c, CS, and CA.

Input/Output Leakage Current

Parameter/Condition	Symbol	Min	Max	Unit	Notes
Input/Output Leakage current	I _{oz}	-5	5	uA	1,2

Notes:

- For DQ, DQS_t, DQS_c and DM I. Any I/O 0V ≤ VOUT ≤ VDDQ.
- I/Os status are disabled: High Impedance and ODT Off.

Operating Temperature Range

Parameter/Condition	Symbol	Min	Max	Unit
Standard	T _{OPER}	-25	85	°C
Elevated		85	105	°C
Automotive A25		105	115	°C
Automotive A3		115	125	°C

Notes:

- Operating Temperature is the case surface temperature on the center-top side of the LPDDR4 device. For the measurement conditions, please refer to JESD51-2.
- Some applications require operation of LPDDR4 in the maximum temperature conditions in the Elevated Temperature Range between 85 °C and 105 °C case temperature. For LPDDR4 devices, de-rating may be necessary to operate in this range. See MR4.
- Either the device case temperature rating or the temperature sensor may be used to set an appropriate refresh rate, determine the need for AC timing de-rating and/or monitor the operating temperature. When using the temperature sensor, the actual device case temperature may be higher than the T_{OPER} rating that applies for the Standard or Elevated Temperature Ranges. For example, T_{CASE} may be above 85°C when the temperature sensor indicates a temperature of less than 85°C.

Interface Capacitance

Input/output capacitance

Parameter	Symbol		LPDDR4 1600-3200	Units	Notes
Input capacitance, CK_t and CK_c	CCK	Min	0.5	pF	1,2
		Max	0.9		
Input capacitance delta, CK_t and CK_c	CDCK	Min	0.0	pF	1,2,3
		Max	0.09		
Input capacitance, All other input-only pins	CI	Min	0.5	pF	1,2,4
		Max	0.9		
Input capacitance delta, All other input-only pins	CDI	Min	-0.1	pF	1,2,5
		Max	0.1		
Input/output capacitance, DQ, DMI, DQS_t, DQS_c	CIO	Min	0.7	pF	1,2,6
		Max	1.3		
Input/output capacitance delta, DQS_t, DQS_c	CDDQS	Min	0.0	pF	1,2,7
		Max	0.1		
Input/output capacitance delta, DQ, DMI	CDIO	Min	-0.1	pF	1,2,8
		Max	0.1		
Input/output capacitance, ZQ pin	CZQ	Min	0.0	pF	1,2
		Max	5.0		

Notes:

- This parameter applies to die device only (does not include package capacitance).
- This parameter is not subject to production test. It is verified by design and characterization. The capacitance is measured according to JEP147 (Procedure for measuring input capacitance using a vector network analyzer (VNA) with VDD1, VDD2, VDDQ, VSS, VSSQ applied and all other pins floating).
- Absolute value of CCK_t, CCK_c.
- CI applies to CS_n, CKE, CA0~CA5.
- CDI = CI - 0.5 * (CCK_t + CCK_c)
- DMI loading matches DQ and DQS.
- Absolute value of CDQS_t and CDQS_c.
- CDIO = CIO - 0.5 * (CDQS_t + CDQS_c) in byte-lane.

Speed Bins

Read and Write Latencies

Read Latency		Write Latency		nWR	nRTP	Lower Clock Frequency Limit [MHz] (>)	Upper Clock Frequency Limit [MHz] (≤)	Notes
No DBI	w/DBI	Set A	Set B					
6	6	4	4	6	8	10	266	1,2,3,4 ,5,6
10	12	6	8	10	8	266	533	
14	16	8	2	16	8	533	800	
20	22	10	18	20	8	800	1066	
24	28	12	22	24	10	1066	1333	
28	32	14	26	30	12	1333	1600	
32	36	16	30	34	14	1600	1866	
36	40	18	34	40	16	1866	2133	

Notes:

1. The LPDDR4 SDRAM device should not be operated at a frequency above the Upper Frequency Limit, or below the Lower Frequency Limit, shown for each RL, WL, nRTP, or nWR value.
2. DBI for Read operations is enabled in MR3 OP[6]. When MR3 OP[6]=0, then the "No DBI" column should be used for Read Latency. When MR3 OP[6]=1, then the "w/DBI" column should be used for Read Latency.
3. Write Latency Set "A" and Set "B" is determined by MR2 OP[6]. When MR2 OP[6]=0, then Write Latency Set "A" should be used. When MR2 OP[6]=1, then Write Latency Set "B" should be used.
4. The programmed value of nWR is the number of clock cycles the LPDDR4 SDRAM device uses to determine the starting point of an internal Precharge operation after a Write burst with AP (Auto Pre-charge). It is determined by RU(tWR/tCK).
5. The programmed value of nRTP is the number of clock cycles the LPDDR4 SDRAM device uses to determine the starting point of an internal Precharge operation after a Read burst with AP (Auto Pre-charge). It is determined by RU(tRTP/tCK).
6. nRTP shown in this table 25 is valid for BL16 only. For BL32, the SDRAM will add 8 clocks to the nRTP value before starting a precharge.

The ODT Mode is enabled if MR11 OP[3:0] are non-zero. In this case, the value of RTT is determined by the settings of those bits.

The ODT Mode is disabled if MR11 OP[3] = 0.

ODTLon and ODTLoff Latency

ODTLon Latency ¹		ODTLoff Latency ²		Lower Clock Frequency Limit[MHz] (>)	Upper Clock Frequency Limit[Mhz] (≤)
tWPRE = 2tCK					
WL Set "A"	WL Set "B"	WL Set "A"	WL Set "B"		
N/A	N/A	N/A	N/A	10	266
N/A	N/A	N/A	N/A	266	533
N/A	6	N/A	22	533	800
4	12	20	28	800	1066
4	14	22	32	1066	1333
6	18	24	36	1333	1600
6	20	26	40	1600	1866
8	24	28	44	1866	2133

Notes:

1. ODTLon is referenced from CAS-2 command.
2. ODTLoff as shown in table assumes BL=16. For BL32, 8 tCK should be added.

The ODT Mode for non-target DRAM ODT control is enabled if MR11 OP[7,3] is set to a non-zero value.

The ODT Mode for non-target DRAM is disabled if MR11 OP[7,3] = 00B.

ODTLon_rd and ODTLoff_rd Latency Values (MR0 [OP1=0] Normal Latency Support)

ODTLon_rd Latency		ODTLoff_rd Latency ^{1,2}		Lower Clock Frequency Limit[MHz] (>)	Upper Clock Frequency Limit[MHz] (≤)
No DBI	w/DBI	No DBI	w/ DBI		
N/A	N/A	N/A	N/A	10	266
N/A	N/A	N/A	N/A	266	533
N/A	N/A	N/A	N/A	533	800
14	16	32	34	800	1066
18	22	36	40	1066	1333
22	26	42	46	1333	1600
26	30	46	50	1600	1866
28	32	50	54	1866	2133

Notes:

1. ODTLoff_rd assumes BL=16, For BL32, 8tCK should be added.
2. ODTLoff_rd assumes a fixed tRPST of 1.5tCK

AC Timing
Clock AC Timing

Parameter	Symbol	LPDDR4-2400		LPDDR4-3200		Units	Notes
		Min	Max	Min	Max		
Clock Timing							
Average clock period	tCK(avg)	0.833	100	0.625	100	ns	
Average High pulse width	tCH(avg)	0.46	0.54	0.46	0.54	tCK(avg)	
Average Low pulse width	tCL(avg)	0.46	0.54	0.46	0.54	tCK(avg)	
Absolute clock period	tCK(abs)	tCK(avg) MIN + tJIT(per) MIN	-	tCK(avg) MIN + tJIT(per) MIN	-	ns	
Absolute High clock pulse width	tCH(abs)	0.43	0.57	0.43	0.57	tCK(avg)	
Absolute Low clock pulse width	tCL(abs)	0.43	0.57	0.43	0.57	tCK(avg)	
Clock period jitter	tJIT(per)	-50	50	-40	40	ps	
Maximum Clock Jitter between consecutive cycles	tJIT(cc)	-	100	-	80	ps	

Core AC Timing

Parameter	Symbol	Min/Max	Data Rate		Unit	Notes
			2400	3200		
Core Parameters			2400	3200		
ACTIVATE-to-ACTIVATE command period (same bank)	tRC	MIN	tRAS + tRPab (with all bank precharge) tRAS + tRPpb (with per bank precharge)		ns	
Minimum Self Refresh Time (Entry to Exit)	tSR	MIN	max(15ns, 3nCK)		ns	
Self Refresh exit to next valid command delay	tXSR	MIN	max(tRFCab + 7.5ns, 2nCK)		ns	
Exit Power-Down to next valid command delay	tXP	MIN	max(7.5ns, 5nCK)		ns	
CAS-to-CAS delay	tCCD	MIN	8		tCK(avg)	1
Internal READ to PRECHARGE command delay	tRTP	MIN	max(7.5ns, 8nCK)		ns	
RAS-to-CAS delay	tRCD	MIN	max(18ns, 4nCK)		ns	
Row precharge time (single bank)	tRPpb	MIN	max(18ns, 4nCK)		ns	
Row precharge time (all banks)	tRPab	MIN	max(21ns, 4nCK)		ns	
Row active time	tRAS	MIN	max(42ns, 3nCK)		ns	
		MAX	Min(9 * tREFI * Refresh Rate, 70.2) us (Refresh Rate is specified by MR4, OP[2:0])		-	
WRITE recovery time	tWR	MIN	max(18ns, 6nCK)		ns	
WRITE-to-READ delay	tWTR	MIN	max(10ns, 8nCK)		ns	
Active bank-A to active bank-B	tRRD	MIN	max(10ns, 4nCK)		ns	
Precharge to Precharge Delay	tPPD	MIN	4		tCK	2
Four-bank ACTIVATE window	tFAW	MIN	40		ns	

Notes:

1. Precharge to precharge timing restriction does not apply to Auto-Precharge commands.
 2. The value is based on BL16.
2. For BL32 need additional 8 tCK(avg) delay.

Read output timings (Unit UI = tCK(avg)min/2)

Parameter	Symbol	LPDDR4-2400		LPDDR4-3200		Units	Notes
		Min	Max	Min	Max		
Data Timing							
DQS_t, DQS_c to DQ Skew total, per group, per access (DBI-Disabled)	tDQSQ	-	0.18	-	0.18	UI	
DQ output hold time total from DQS_t, DQS_c (DBI-Disabled)	tQH	min(tQSH, tQSL)	-	min(tQSH, tQSL)	-	UI	
DQ output window time total, per pin (DBI-Disabled)	tQW_total	0.73	-	0.7	-	UI	3
DQ output window time deterministic, per pin (DBI-Disabled)	tQW_dj	tbd	-	tbd	-	UI	2,3
DQS_t, DQS_c to DQ Skew total, per group, per access (DBI-Enabled)	tDQSQ_DBI	-	0.18	-	0.18	UI	
DQ output hold time total from DQS_t, DQS_c (DBI-Enabled)	tQH_DBI	min(tQSH_DBI, tQSL_DBI)	-	min(tQSH_DBI, tQSL_DBI)	-	UI	
DQ output window time total, per pin (DBI-Enabled)	tQW_total_DBI	0.73	-	0.70	-	UI	3
Data Strobe Timing							
DQS, DQS# differential output low time (DBI-Disabled)	tQSL	tCL(abs) -0.05	-	tCL(abs) -0.05	-	tCK(avg)	3,4
DQS, DQS# differential output high time (DBI-Disabled)	tQSH	tCH(abs) -0.05	-	tCH(abs) -0.05	-	tCK(avg)	3,5
DQS, DQS# differential output low time (DBI-Enabled)	tQSL_DBI	tCL(abs) -0.045	-	tCL(abs) -0.045	-	tCK(avg)	4,6
DQS, DQS# differential output high time (DBI-Enabled)	tQSH_DBI	tCH(abs) -0.045	-	tCH(abs) -0.045	-	tCK(avg)	5,6

Notes:

1. The deterministic component of the total timing. Measurement method tbd.
2. This parameter will be characterized and guaranteed by design.
3. This parameter is function of input clock jitter. These values assume the min tCH(abs) and tCL(abs). When the input clock jitter min tCH(abs) and tCL(abs) is 0.44 or greater of tck(avg) the min value of tQSL will be tCL(abs)-0.04 and tQSH will be tCH(abs) -0.04.
4. tQSL describes the instantaneous differential output low pulse width on DQS_t - DQS_c, as it measured the next rising edge from an arbitrary falling edge.
5. tQSH describes the instantaneous differential output high pulse width on DQS_t - DQS_c, as it measured the next rising edge from an arbitrary falling edge.
6. This parameter is function of input clock jitter. These values assume the min tCH(abs) and tCL(abs). When the input clock jitter min tCH(abs) and tCL(abs) is 0.44 or greater of tck(avg) the min value of tQSL will be tCL(abs)-0.04 and tQSH will be tCH(abs) -0.04.

Read AC Timing

Parameter	Symbol	Min/Max	Data Rate		Unit	Notes
			2400	3200		
Read Timing						
READ preamble	tRPRE	Min	1.8		tCK(avg)	
0.5 tCK READ postamble	tRPST	Min	0.4		tCK(avg)	
1.5 tCK READ postamble	tRPST	Min	1.4		tCK(avg)	
DQ low-impedance time from CK_t, CK_c	tLZ(DQ)	Min	$(RL \times tCK) + tDQSK(Min) - 200ps$		ps	
DQ high impedance time from CK_t, CK_c	tHZ(DQ)	Max	$(RL \times tCK) + tDQSK(Max) + tDQSQ(Max) + (BL/2 \times tCK) - 100ps$		ps	
DQS_c low-impedance time from CK_t, CK_c	tLZ(DQS)	Min	$(RL \times tCK) + tDQSK(Min) - (tRPRE(Max) \times tCK) - 200ps$		ps	
DQS_c high impedance time from CK_t, CK_c	tHZ(DQS)	Max	$(RL \times tCK) + tDQSK(Max) + (BL/2 \times tCK) + (RPST(Max) \times tCK) \cdot 100ps$		ps	
DQS-DQ skew	tDQSQ	Max	0.18		UI	

tDQSK Timing

Parameter	Symbol	Min	Max	Unit	Notes
DQS Output Access Time from CK_t/CK_c	tDQSK	1.5	3.5	ns	1
DQS Output Access Time from CK_t/CK_c - Temperature Variation	tDQSK_temp	-	4	ps/°C	2
DQS Output Access Time from CK_t/CK_c - Voltage Variation	tDQSK_volt	-	7	ps/mV	3
CK to DQS Rank to Rank variation	tDQSK_rank2rank	-	1.0	ns	4,5

Notes:

1. Includes DRAM process, voltage and temperature variation. It includes the AC noise impact for frequencies > 20 MHz and max voltage of 45 mV pk-pk from DC-20 MHz at a fixed temperature on the package. The voltage supply noise must comply to the component Min-Max DC Operating conditions.
2. tDQSK_temp max delay variation as a function of Temperature.
3. tDQSK_volt max delay variation as a function of DC voltage variation for VDDQ and VDD2. tDQSK_volt should be used to calculate timing variation due to VDDQ and VDD2 noise < 20 MHz. Host controller do not need to account for any variation due to VDDQ and VDD2 noise > 20 MHz. The voltage supply noise must comply to the component Min-Max DC Operating conditions. The voltage variation is defined as the $Max[abs\{tDQSKmin@V1 - tDQSKmax@V2\}, abs\{tDQSKmax@V1 - tDQSKmin@V2\}] / abs\{V1 - V2\}$. For tester measurement VDDQ = VDD2 is assumed.
4. The same voltage and temperature are applied to tDQS2CK_rank2rank.
5. tDQSK_rank2rank parameter is applied to multi-ranks per byte lane within a package consisting of the same design dies.

DRAM DQs In Receive Mode (UI = tCK(avg)min/2)

Symbol	Parameter	2400		3200		Unit	Notes
		Min	Max	Min	Max		
VdIVW_total	Rx Mask voltage - p-p total	-	140	-	140	mV	1,2,3,4
TdIVW_total	Rx timing window total (At VdIVW voltage levels)	-	0.22	-	0.25	UI	1,2,4
TdIVW_1bit	Rx timing window 1 bit toggle (At VdIVW voltage levels)	-	TBD	-	TBD	UI	1,2,4,12
VIHL_AC	DQ AC input pulse amplitude pk-pk	180	-	180	-	mV	5,13
TdIPW DQ	Input pulse width (At Vcent_DQ)	0.45		0.45		UI	SS
tDQS2DQ	DQ to DQS offset	200	800	200	800	ps	7
tDQ2DQ	DQ to DQ offset	-	30	-	30	ps	8
tDQS2DQ_temp	DQ to DQS offset temperature variation	-	0.6	-	0.6	ps/°C	9
tDQS2DQ_volt	DQ to DQS offset voltage variation	-	33	-	33	ps/50 mV	10
SRIN_dIVW	Input Slew Rate over VdIVWtotal	1	7	1	7	V/ns	11
tDQS2DQ_rank2rank	DQ to DQS offset rank to rank variation	-	200	-	200	ps	14,15

Notes:

1. Data Rx mask voltage and timing parameters are applied per pin and includes the DRAM DQ to DQS voltage AC noise impact for frequencies >20 MHz and max voltage of 45mv pk-pk from DC-20MHz at a fixed temperature on the package. The voltage supply noise must comply to the component Min-Max DC operating conditions.
2. The design specification is a BER <TBD. The BER will be characterized and extrapolated if necessary using a dual dirac method.
3. Rx mask voltage VdIVW total(max) must be centered around Vcent_DQ(pin_mid).
4. Vcent_DQ must be within the adjustment range of the DQ internal Vref.
5. DQ only input pulse amplitude into the receiver must meet or exceed VIHL AC at any point over the total UI. No timing requirement above level. VIHL AC is the peak to peak voltage centered around Vcent_DQ(pin_mid) such that VIHL_AC/2 min must be met both above and below Vcent_DQ.
6. DQ only minimum input pulse width defined at the Vcent_DQ(pin_mid).
7. DQ to DQS offset is within byte from DRAM pin to DRAM internal latch. Includes all DRAM process, voltage and temperature variation.
8. DQ to DQ offset defined within byte from DRAM pin to DRAM internal latch for a given component.
9. TDQS2DQ max delay variation as a function of temperature.
10. TDQS2DQ max delay variation as a function of the DC voltage variation for VDDQ and VDD2. It includes the VDDQ and VDD2 AC noise impact for frequencies > 20MHz and max voltage of 45mv pk-pk from DC-20MHz at a fixed temperature on the package. For tester measurement VDDQ = VDD2 is assumed.
11. Input slew rate over VdIVW Mask centered at Vcent_DQ(pin_mid).
12. Rx mask defined for a one pin toggling with other DQ signals in a steady state.
13. VIHL_AC does not have to be met when no transitions are occurring.
14. The same voltage and temperature are applied to tDQS2DQ_rank2rank.
15. tDQS2DQ_rank2rank parameter is applied to multi-ranks per byte lane within a package consisting of the same design dies.

Write AC Timing

Parameter	Symbol	Min/Max	Data Rate		Unit	Notes
			2400	3200		
Write Timing						
Write command to 1st DQS latching	tDQSS	Min	0.75		tCK(avg)	
		Max	1.25			
DQS input high-level	tDQSH	Min	0.4		tCK(avg)	
DQS input low-level width	tDQSL	Min	0.4		tCK(avg)	
DQS falling edge to CK setup time	tDSS	Min	0.2		tCK(avg)	
DQS falling edge hold time from CK	tDSH	Min	0.2		tCK(avg)	
Write preamble	tWPRE	Min	1.8		tCK(avg)	
0.5 tCK Write postamble	tWPST	Min	0.4		tCK(avg)	1
1.5 tCK Write postamble	tWPST	Min	1.4		tCK(avg)	1

Notes:

- The length of Write Postamble depends on MR3 OP1 setting.

Power-Down AC Timing

Parameter	Symbol	Min/Max	Data Rate	Unit	Notes
Power Down Timing					
CKE minimum pulse width (HIGH and LOW pulse width)	tCKE	Min	Max(7.5ns, 4nCK)	-	
Delay from valid command to CKE input LOW	tCMDCKE	Min	Max(1.75ns, 3nCK)	ns	1
Valid Clock Requirement after CKE Input low	tCKELCK	Min	Max(5ns, 5nCK)	ns	1
Valid CS Requirement before CKE Input Low	tCSCKE	Min	1.75	ns	
Valid CS Requirement after CKE Input low	tCKELCS	Min	Max(5ns, 5nCK)	ns	
Valid Clock Requirement before CKE Input High	tCKCKEH	Min	Max(1.75ns, 3nCK)	ns	1
Exit power- down to next valid command delay	tXP	Min	Max(7.5ns, 5nCK)	ns	1
Valid CS Requirement before CKE Input High	tCSCKEH	Min	1.75	ns	
Valid CS Requirement after CKE Input High	tCKEHCS	Min	Max(7.5ns, 5nCK)	ns	
Valid Clock and CS Requirement after CKE Input low after MRW Command	tMRWCKEL	Min	Max(14ns, 10nCK)	ns	1
Valid Clock and CS Requirement after CKE Input low after ZQ Calibration Start Command	tZQCKE	Min	Max(1.75ns, 3nCK)	ns	1

Notes:

- Delay time has to satisfy both analog time(ns) and clock count(nCK).

Command Address Input Parameters (UI = tCK(avg)min/2)

Symbol	Parameter	DQ-3200		Unit	Notes
		Min	Max		
VcIVW	Rx Mask voltage - p-p	-	155	mV	1,2,3
TcIVW	Rx timing window	-	0.3	UI	1,2,3
VIHL_AC	CA AC input pulse amplitude pk-pk	190	-	mV	4,7
TcIPW	CA input pulse width	0.6		UI	5
SRIN_cIVW	Input Slew Rate over VcIVW	1	7	V/ns	6

Notes:

1. CA Rx mask voltage and timing parameters at the pin including voltage and temperature drift.
2. Rx mask voltage VcIVW total(max) must be centered around Vcent_CA(pin mid).
3. Vcent_CA must be within the adjustment range of the CA internal Vref.
4. CA only input pulse signal amplitude into the receiver must meet or exceed VIHL AC at any point over the total UI. No timing requirement above level. VIHL AC is the peak to peak voltage centered around Vcent_CA(pin mid) such that VIHL_AC/2 min must be met both above and below Vcent_CA.
5. CA only minimum input pulse width defined at the Vcent_CA(pin mid).
6. Input slew rate over VcIVW Mask centered at Vcent_CA(pin mid).
7. VIHL_AC does not have to be met when no transitions are occurring.

Mode Register Read/Write AC timing

Parameter	Symbol	Min/Max	Data Rate	Unit	Notes
Mode Register Read/Write Timing					
Additional time after tXP has expired until MRR command may be issued	tMRRI	Min	tRCD + 3nCK	-	
MODE REGISTER READ command period	tMRR	Min	8	nCK	
MODE REGISTER WRITE command period	tMRW	Min	MAX(10ns, 10nCK)	-	
Mode register set command delay	tMRD	Min	max(14ns, 10nCK)	-	

Self-Refresh Timing Parameters

Parameter	Symbol	Min/Max	Data Rate	Unit	Note
Self Refresh Timing					
Delay from SRE command to CKE Input low	tESCKE	Min	Max(1.75ns, 3tCK)	ns	1
Minimum Self Refresh Time	tSR	Min	Max(15ns, 3tCK)	ns	1
Exit Self Refresh to Valid commands	tXSR	Min	Max(tRFCab + 7.5ns, 2tCK)	ns	1,2

Command Bus Training AC Timing

Parameter	Symbol	Min/ Max	Data Rate		Unit	Notes
			2400	3200		
Command Bus Training Timing						
Valid Clock Requirement after CKE Input low	tCKELCK	Min	Max(5ns, 5nCK)		-	
Data Setup for VREF Training Mode	tDStrain	Min	2		ns	
Data Hold for VREF Training Mode	tDHtrain	Min	2		ns	
Asynchronous Data Read	tADR	Max	20		ns	
CA Bus Training Command to CA Bus Training Command Delay	tCACD	Min	RU(tADR/tCK)		tCK	2
Valid Strobe Requirement before CKE Low	tDQSCKE	Min	10		ns	1
First CA Bus Training Command Following CKE Low	tCAENT	Min	250		ns	
VREF Step Time -multiple steps	tVREFCA_LONG	Max	250		ns	
Vref Step Time -one step	tVREFCA_SHORT	Max	80		ns	
Valid Clock Requirement before CS High	tCKPRECS	Min	2tck + tXP (tXP = max(7.5ns, 5nCK))		-	
Valid Clock Requirement after CS High	tCKPSTCS	Min	max(7.5ns, 5nCK))		-	
Minimum delay from CS to DQS toggle in command bus training	tCS_VREF	Min	2		tCK	
Minimum delay from CKE High to Strobe High Impedance	tCKEHDQS		10		ns	
Valid Clock Requirement before CKE input High	tCKCKEH	Min	Max(1.75ns, 3nCK)		-	
CA Bus Training CKE High to DQ Tri-state	tMRZ	Min	1.5		ns	
ODT turn-on Latency from CKE	tCKELODTon	Min	20		ns	
ODT tum-off Latency from CKE	tCKELODToff	Min	20		ns	
Exit Command Bus Training Mode to next valid command delay	tXCBT_Short	Min	Max(5nCK, 200ns)		-	3
	tXCBT_Middle	Min	Max(5nCK, 200ns)		-	
	tXCBT_Long	Min	Max(5nCK, 250ns)		-	

Notes:

1. DQS_t has to retain a low level during tDQSCKE period, as well as DQS_c has to retain a high level.
2. If tCACD is violated, the data for samples which violate tCACD will not be available, except for the last sample (where tCACD after this sample is met). Valid data for the last sample will be available after tADR.
3. Exit Command Bus Training Mode to next valid command delay Time depends on value of VREF(CA) setting: MR12 OP[5:0] and VREF(CA) Range: MR12 OP[6] of FSP-OP 0 and 1. Additionally exit Command Bus Training Mode to next valid command delay Time may affect VREF(DQ) setting. Settling time of VREF(DQ) level is same as VREF(CA) level.

Temperature Derating AC Timing

Parameter	Symbol	Min/ Max	Data Rate		Unit	Note
			2400	3200		
Temperature Derating ¹						
DQS output access time from CK_t/CK_c (derated)	tDQSCK	MAX	3600		ps	
RAS-to-CAS delay (derated)	tRCD	MIN	tRCD + 1.875		ns	
ACTIVATE-to- ACTIVATE command period (derated)	tRC	MIN	tRC + 3.75		ns	
Row active time (derated)	tRAS	MIN	tRAS + 1.875		ns	
Row precharge time (derated)	tRP	MIN	tRP + 1.875		ns	
Active bank A to active bank B (derated)	tRRD	MIN	tRRD + 1.875		ns	

Notes:

1. Timing derating applies for operation at 85 °C to 105 °C.

IDD Specification

VDD2, VDDQ = 1.06 ~ 1.17V, VDD1 = 1.70 ~ 1.95V


Symbol	Parameter	Supply	4G 2Channel 3200 Mbps	Units
IDD0	IDD01	VDD1	17.08	mA
IDD0 IDD2P	IDD02	VDD2	56.24	mA
	IDD0Q	VDDQ	0.12	mA
	IDD2P1	VDD1	1.17	mA
IDD2P IDD2PS	IDD2P2	VDD2	1.66	mA
	IDD2PQ	VDDQ	0.09	mA
	IDD2PS1	VDD1	1.17	mA
IDD2PS IDD2N	IDD2PS2	VDD2	1.66	mA
	IDD2PSQ	VDDQ	0.09	mA
	IDD2N1	VDD1	1.17	mA
IDD2N IDD2NS	IDD2N2	VDD2	27.68	mA
	IDD2NQ	VDDQ	0.09	mA
	IDD2NS1	VDD1	1.17	mA
IDD2NS IDD3P	IDD2NS2	VDD2	11.84	mA
	IDD2NSQ	VDDQ	0.09	mA
	IDD3P1	VDD1	1.19	mA
IDD3P IDD3PS	IDD3P2	VDD2	13.19	mA
	IDD3PQ	VDDQ	0.09	mA
	IDD3PS1	VDD1	1.19	mA
IDD3PS IDD3N	IDD3PS2	VDD2	13.19	mA
	IDD3PSQ	VDDQ	0.09	mA
	IDD3N1	VDD1	1.19	mA
IDD3N IDD3NS	IDD3N2	VDD2	38.00	mA
	IDD3NQ	VDDQ	0.12	mA
	IDD3NS1	VDD1	1.19	mA
IDD3NS IDD4R	IDD3NS2	VDD2	22.11	mA
	IDD3NSQ	VDDQ	0.12	mA
	IDD4R1	VDD1	0.39	mA
IDD4R IDD4W	IDD4R2	VDD2	519.99	mA
	IDD4RQ	VDDQ	243.40	mA
	IDD4W1	VDD1	0.39	mA
IDD4W IDD5	IDD4W2	VDD1	409.62	mA
	IDD4WQ	VDD1	0.12	mA
	IDD51	VDD1	55.55	mA
IDD5 IDD5AB	IDD52	VDD2	100.36	mA
	IDD5Q	VDDQ	0.12	mA
	IDD5AB1	VDD1	3.06	mA
IDD5AB IDD5PB	IDD5AB2	VDD2	30.40	mA
	IDD5ABQ	VDDQ	0.12	mA
	IDD5PB1	VDD1	3.67	mA
IDD5PB IDD0	IDD5PB2	VDD2	33.33	mA
	IDD5PBQ	VDDQ	0.12	mA
	IDD01	VDD1	18	mA

IDD6 sepecification

Symbol	temperature	Parameter	Supply	4G 2Channel 3200 Mbps	Units
IDD6	45°C	IDD61	VDD1	2.2	mA
		IDD62	VDD2	3.67	mA
		IDD6Q	VDDQ	0.2	mA
	85°C	IDD61	VDD1	4.8	mA
		IDD62	VDD2	6.72	mA
		IDD6Q	VDDQ	0.2	mA

Package Outlines

Package outline for x32 component



Symbol	Dimension in mm		
	Min	Nom	Max
A	—	—	0.80
A1	0.17	—	0.28
ϕb	0.27	0.32	0.37
D	14.40	14.50	14.60
E	9.90	10.00	10.10
D1	13.65 BSC		
E1	8.80 BSC		
e1	0.65 BSC		
e2	0.80 BSC		

NOTE:
1. CONTROLLING DIMENSION : MILLIMETER.

Revision History

Rev	History	Release Date	Remark
0.1	Initial release	Nov. 2018	